
AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OH SCHOOTETC FLD 2
THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SITTETC(U)
SEP 80 T L HAPPER
AFTI/EE/GE/80-7 AD-A100 762 UNCLASSIFIED 1 of 3 1

THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SINGER AUTOMATIC INTEGRATED CIRCUIT TEST SYSTEM.

AFIT/EE/GE/80-7

THOMAS L. HARPER 1st LT USAF



# THE AUTOMATED DC PARAMETER TESTING OF GaAS MESFETS USING THE SINGER AUTOMATIC INTEGRATED CIRCUIT TEST SYSTEM

THESIS


Presented to the Faculty of the School of Engineering
of the Air Force Institute of Technology
Air Training Command
in Partial Fulfillment of the
Requirements for the Degree of
Master of Science

ΒY

THOMAS L. HARPER

1st Lt USAF

Graduate Electrical Engineering
September 1980



#### PREFACE

This report is in support of the ongoing effort in the fabrication of GaAs MESFET integrated circuits by the Avionics Laboratory, Microelectronics Branch, Air Force Wright Aeronautical Laboratories (AFWAL/AADE). AFWAL/AADE is fabricating GaAs MESFETs in order to establish a baseline GaAs processing capability and requires a knowledge of the DC parameters of the MESFETS. AFWAL/AADE has been obtaining these parameters using a tedious and time consuming manual process. The branch has had the capability to automate this process using available equipment, however, the procedures to perform this process had not been developed. This thesis will attempt to provide the required procedures to automate the data collection process including the results obtained.

I am indebted to the support of Mr. Gordon Rabanus, Branch Chief, Mr. James Skalski, Facility Manager, Mr. Roy Newman, all of AFWAL/AADE, Electronic Technology Division, and my advisor, Major John M. Borky. These gentlemen provided me with valuable technical advice, direction, and support needed to complete this thesis. The effort represented in this thesis is an integration of my two major sequences: Electron Devices, and Digital Computer Systems. I would also like to extend thanks to my readers, Dr. T. E. Luke and Dr. Robert E. Fontana for their support. Additionally, I want to thank Mr. Kevin Pahl and Mr. Newman in the development of the probe cards which were needed to interface the Singer

with the GaAs MESFETs at the wafer level. Dr. Fritz Schuermeyer, Dr. H. P. Singh, Lutz Micheel, Russell Sherer, Ben Carroll, and David Hill provided me with the needed circuit theory and repair of the Singer. Captain J. B. Rawlings, Mr. Andrew Guieterrez, and Mr. Al Carney provided me with the necessary technical information required to operate the Singer tester. Many others were also involved in this technical effort and I would like to extend my thanks and appreciation for their assistance.

My deepest gratitude goes to my parents, Mack and Peggy
Harper, and my close friends, Miss Sherry Heath, Mr. Roy
Newman and my many friends who provided me continued encouragement
and understanding when everything did not seem to be going
my way. Without their support and all otherspreviously mentioned,
this thesis may not have been completed. Special thanks goes
to my typist, Miss Sheri Vogel, for her excellant typing and
help when I made thesis format mistakes.

# CONTENTS

														Page
Prefac	e						•							11
List o	f Figures								•					vii
List o	f Tables						•		•		•		•	хi
List o	r Abbrevia	tions					•						•	xii
Notati	on						•							xiii
Abstra	ct		• •	• •			•		•		•	•	•	xvi
I.	INTRODUCTI	ON					•				•	•		1
	Background													1
	Current Me	thod U	sed	to 1	'est	MES	FET	Dev	/ic	es				1 2
	Statement	of the	Pro	blem	1									4
	Scope .						-				•	-		7
	Assumption	s .												7
	Approach								_		Ċ	•	•	7
	Sequence o	f Pres	enta	tior	ı.		•	• •	•	• •		:		8
II.	GaAs MESFE	T AND	SCHO	ттку	Z BAI	RRIE	R G.	ATE	THI	EOR'	Y .	ANI	)	
	CHARACTE													10
	MESFET The MESFET Sta	ory of	Ope	rati	lon					. ,				12
	MESFET Sta	tic Uh	arac	teri	isti	es .			•					16
	Important	DC Par	amet	ers					_				_	10
	High-Speed	and L	icw P	ower	· Cha	arac	ter:	isti	cs					22
	Schottky B	arrier	Gat	e Th	eor;	у.								24
	GaAs MESFE	T NAND	/NOR	Log	sic (	Circ	uit	Des	ign	Ω				
	Consider	Onanat	ian	• •	• •	• •	•	• •	•	• •	•	•	•	27
	Theory of Summary	· · ·				• •	•	• •	•	• •	•	•	•	29 30
<b>.</b>	·												•	30
III.	PROPOSED M GATE GaA			HE S			ATE.							21
				•								•	•	31
	Criteria E GaAs MES													
						• •	•	• •	•	• •	•	•	•	31
	Literature	e Gate	Mod	٠,٠	• •	• •	•	• •	•	• •	•	•	•	33 34
	Divi	Coto M	DOM Lobol	<u>- T</u>	• •	• •	•	• •	•	• •	•	٠	٠	
	Selection	Gate M	ola	fon	Fun	· ·	. ^~	• •		• •	•	٠	٠	35
	The Liecht										•	٠	•	36
		n and Metal				_	•					•	•	36
						70+0	Ċ	• •	÷	• •		•	•	40
		Source						pac.	Luai	nce	8	•	•	40
		e Laye						• •	•	• •	•	٠	•	41
		e and						• •	•		•	٠	٠	41
	Drain	-Sourc	e ne				•	• •	•	• •	•	•	•	42
	Modificati	nt Sou	ırce .rce	1,70	• •		•	• •	•	• •	•	•	•	42
	Modificati	Chama-	+ amd	TAST.	. 6	•	•	• •	•	• •	٠	•	•	42
	Dual Gate	unarac	to M	2010	· S	• •	•	• •	•	• •	•	•	•	50
		ual Ga												51
	Summary													5.3

IV.	AUTOMATED DC PARAMETER TESTING PROCEDURE DEVELOPMENT 54
	Testing Considerations
	ACTIVE LOAD (AL) DC Parameter Measurement Subroutine
	Measurement
v.	DC PARAMETER MEASUREMENT RESULTS AND ANALYSIS 92
	JFET DC Parameter Measurement Results
	NAND/NOR Gate DC Parameter Measurement Results
	CURRENT SOURCE DC Parameter Measurement Results
VI	. CAPABILITIES AND LIMITATIONS OF THE SINGER TESTER 110
	Singer Tester
	Tester
VII	. CONCLUSIONS AND RECOMMENDATIONS
	Bibliography
	APPENDIX A: Manual Testing of GaAs MESFET NAND/ NOR Circuit Devices' DC Parameters 129
	APPENDIX B: The Singer Automatic Integrated Circuit Test System

APPENDIX (	C:	Test System Software	155
APPENDIX I	D:	Matrix Control the the Test System	164
APPENDIX I		Varian 620/f-100 Computer Characteristics	168
APPENDIX I	₽:	VORTEX Operating System	173
APPENDIX (		Probe Card Development and the TAC Probe Unit	177
APPENDIX 1		Required Procedures to Perform Automated Testing Using the MESFET Program .	183
APPENDIX 1	Ι:	MESFET Program	192
APPENDIX 3		Four-Bit Accumulator Test Results and Conclusions	210
APPENDIX 1		Single Gate DC Parameter Model Analysis and Data	222
APPENDIX I		Alternate Method to Resolve Current Measuring Inaccuracy of the Singer	
		Tester	226
Vita			232

# LIST OF FIGURES

FIGURE		PAGE
1	GaAs MESFET Logic Gate	3
2	GaAs MESFET Logic Gate Chip	5
3	Cross-sections of an N-Channel JFET and GaAs MESFET	11
4	Theoretical Operation of the GaAs MESFET	13
5	Equilibrium Electron Drift Velocity vs Electric Field in GaAs and Silicon	14
6	GaAs MESFET Common-Source I-V Characteris- tics	18
7	MESFET Transfer Characteristic	21
8	Drift Mobility of Silicon and Hall Mobility of GaAs at 300 K°vs Impurity Concentration	26
9	Metal to N-type Semiconductor Contact Characteristics	26
10	Liechti's Equivalent GaAs MESFET Circuit Model	37
11	Hower's Equivalent GaAs MESFET Circuit Model	38
12	Modified DC Equivalent Circuit Model of the GaAs MESFET	44
13	Manually Measured SOURCE FOLLOWER I-V Characteristics	47
14	Derived I-V Characteristics Using the Proposed MESFET DC Model	48
15	Transfer Characteristic of the Proposed MESFET DC Model	49
16	Dual Gate MESFET Modeled as Two Single Gate MESFET Connected in Cascade	52
17	Modified Dual Gate MESFET Model	52
18	MESFET Program Organizational Flowchart	57

19	NAND/NOR Circuit Schematic with Matrix Pin Assignments	59
20	SOURCE FOLLOWER (SF) DC Parameter Measure- ment Flowchart	61
21	CURRENT SOURCE (CS) DC Parameter Measurement Flowchart	63
22	ACTIVE LOAD (AL) DC Parameter Measurement Flowchart	65
23	Graphical Method Implemented on the Singer to Determine RO, RS, and VP	67
24	LINEAR ON-RESISTANCE (RO) and SATURATION RESISTANCE (RS) Measurement Subroutine Flowchart	68
25	LIMITS Subroutine Flowchart	71
26	PINCH-OFF VOLTAGE (VP) Measurement Sub- routine Flowchart	73
27	Illustration of Points to be Used to Determine TRANSCONDUCTANCE (GM) Using the Singer Tester	76
28	TRANSCONDUCTANCE (GM) Measurement Subroutine Flowchart	77
29	Illustration of Method to Determine BREAK-DOWN VOLTAGE (BV) AT VGS=0.0V on the Singer	79
30	BREAKDOWN VOLTAGE (BV) Measurement Sub- routine Flowchart	80
31	SINGLE GATE (SGA) and DUAL GATE (DGB and DGC) DC Parameter Measurement Flowchart	83
32	Illustration of Current Limits to Determine VF and VR on the Singer	87
33	DIODE Flowchart to Test VF and VR on the Singer	88
34	Required Singer Connections to Determine VF and VR	89
35	TEST and PROBE RESISTOR Measurement	9.0

36	JFET I-V Characteristics	94
37	JFET Transfer Characteristic	95
38	SOURCE FOLLOWER'A'I-V Characteristics	101
39	SOURCE FOLLOWER 'A' Transfer Characteristics	102
40	SOURCE FOLLOWER 'B' I-V Characteristics	103
41	SOURCE FOLLOWER 'B' Transfer Characteristics	104
42	CURRENT SOURCE I-V Characteristics	106
43	CURRENT SOURCE Transfer Characteristics	107
44	ACTIVE LOAD I-V Characteristics	109
45	Program 'A' Voltage Output Characteristics	113
46	Program 'B' Voltage Output Characteristics	113
47	Proposed Dynamic Testing System Using the Singer Tester	117
48	Manual Probe Station Layout	130
49	Manual Probe Station and Tektronix Type 576 Curve Tracer	131
50	Manual Probe Station Probes in Contact with Pads of GaAs MESFET NAND/NOR Chip	131
51	Manually Tested Source Follower I-V Characteristics	134
52	Manually Tested Current Source I-V Characteristics	134
53	Manually Tested Active Load I-V Characteristics	136
54	Manually Tested Dual and Single Gate I-V Characteristics	136
55	Schottky Diodes' Forward Characteristics	138
56	Schottky Diodes' Reverse Characteristics	138
57	Singer Tester Measurement System Block Diagram	141
58	Singer Tester System Block Diagram	142

59	The Singer Automatic Integrated Circuit Test System	143
60	Physical Layout of the Singer Automatic Integrated Circuit Test System	144
61	The Varian 620/f-100 Computer	170
62	Functional Organization of the Varian 620/f-100 Computer	172
63	GaAs MESFET Logic Gate Chip	179
64	Probe Card Assembly Station	181
65	TAC Probe Unit	182
66	MESFET Program Usage Flowchart	188
67	4-Bit Accumulator Logic Circuit	212
68	4-Bit Accumulator Chip	213
69	Timing Diagram Showing Relationship of Control Signals to Phase Clocks	219
70	Sample MESFET Used to Obtain Error Factors	231

# LIST OF TABLES

TABLE		PAGE
I	Truth Table for the GaAs MESFET Logic Gate of Figure 1	29
II	Equivalent-Circuit Parameters of a GaAs MESFET with a 1 micron x 500 micron Gate	39
III	Basic DC Parameters to be Tested for Each MESFET in Figure 1(a)	56
ΙŢ	Basic DC Parameters to be Tested for Schottky Diodes and Resistors in Figure 1(a)	56
V	JFET DC Parameters	94
VI	SOURCE FOLLOWER 'A' DC Parameters	101
VII	SOURCE FOLLOWER 'B' DC Parameters	103
VIII	CURRENT SOURCE DC Parameters	106
IX	ACTIVE LOAD DC Parameters	109
Х	Test and Probe Resistors Measurement Results	137
XI	Verb Noun Applicability TableMatrix Control Verbs	167
XII	Probe Card Interface Connections	180
XIII	4-Bit Accumulator Input Data	214
VIV	4-Bit Accumulator Control Signals	217
XV	4-Bit Accumulator Voltage Inputs	217
XVI	4-Bit Accumulator Probe Card Interface Connections	218
XVII	DC Parameter Data for Source Follower Characteristic Curves, Figure 14.	223
XVIII	Current Measuring Accuracy of the Singer Tester	228
XIX	Error Factors Used to Resolve Current Measuring Inaccuracy of the Singer	229
XX	Error Factor Results for a SOURCE FOLLOWER	231

# LIST OF ABBREVIATIONS

ABBREVIATION DEFINITION

AFWAL/AADE Air Force Wright-

Aeronautical Laboratory, Avionics Laboratory, Micro-Electronics Branch

GaAs Gallium Arsenide

MESFET Metal-Semiconductor

Field-Effect Transistor

Si Silicon

## NOTATION

Active load MESFET ALDevice thickness A BVBreakdown Voltage at VGS=0 Cdc Dipole layer capacitance  $^{\rm C}_{\rm dg}$ Drain-gate capacitance Cgs Gate-to-source capacitance Affinity of an electron χ CS Current source MESFET CS1, CS2 Singer current source supplies 1 and 2 CON Connect D MESFET Drain đ Conductive layer thickness DGB, DGC Dual gate MESFET (B and C inputs) Ε Electric field  $E_{c}$ Conduction band energy level ENA Enable power supply  $g^{\mathrm{H}}$ Threshold electric field ء ٥ Permittivity  $\mathbf{E}_{\mathbf{W}}$ Energy work function  $\mathbf{f}_{0}$ Gain-bandwidth product  $\mathbf{f}_{\mathbf{T}}$ Frequency at unity current gain f,, Maximum frequency of oscillation G MESFET gate g<sub>m</sub>,GM Transconductance GND Ground I

Current

Drain current  $I^D$ , ID IDSS,IDSS Saturated drain current at VGS=0 Gate length Density of conduction electrons n  $N^{D}$ Doping density Frequency in radians Charge of an electron q  $R_{d}$ Drain resistance  $R_{\mathbf{g}}$ Gate resistance O. Specific resistivity of the gate R<sub>ON</sub>,RO "ON" or ohmic resistance R<sub>SAT</sub>, RS Saturation resistance  $R_{s}$ Drain-source resistance S MESFET source SF Source Follower MESFET SGA Single gate MESFET (A input) tg MESFET gate thickness Phase delay Tg V Voltage Electron drift velocity y  $v_{\rm Bi}$ Built-in voltage Vc Voltage drop across source-gate and gate-drain of MESFET VD Voltage output of the Single and Dual

logic gate

VDD

gates of the MESFET logic gate

Voltage supply input of the MESFET

V <sub>DS</sub> ,VDS	Drain to	source	voltage

$$V_{GS}$$
, VGS Gate to source voltage

$$\mathbf{v}_{\mathbf{p}}$$
 Peak equilibrium velocity

$$(y_m - g_m e^{-j\omega\tau})$$

$$\mathbf{Z}_{\mathbf{g}}$$
 MESFET gate width

#### ABSTRACT

Procedures were developed to automate the manual testing of the DC parameters of GaAs MESFETs, integrated resistors and Schottky diodes. These devices are elements of a NAND/ NOR logic circuit developed by Hewlett-Packard. The Singer Automatic Integrated Circuit Test System located at the Air Force Wright Aeronautical Laboratories, Avionics Laboratory (AFWAL/AADE), Wright-Patterson AFB, OH, was used to develop these procedures. The system was built by Singer Aerospace and Marine Systems, Glendale, California to test the DC parameters of semiconductor devices using Singer's Elucidate programming test language.

The following DC parameters for the above devices were to be tested using the Singer tester: drain-to-source voltage  $(V_{DS})$ , saturated drain current  $(I_{DSS})$  with gate-to-source voltage  $(V_{GS})$  at 0.0 volts, linear on-resistance and saturation resistance at  $V_{GS} = 0.0$  volts, pinch-off voltage  $(V_P)$ , transconductance  $(g_M)$ , breakdown voltage (BV) at  $V_{GS} = 0.0$  volts, diode forward and reverse threshold voltages, and resistance. Test results have been obtained for the following MESFET parameters:  $V_{DS}$ ,  $I_{DSS}$ ,  $V_{CS}$ , linear on-resistance and saturation resistance,  $V_P$  and  $E_M$ . Unfortunately, due to system measurement inaccuracies, these results do not compare favorably when compared with curve tracer I-V curves of the MESFETs. This thesis will attempt to demonstrate the feasibility of the Singer to test these parameters given the status of the system.

Additionally, a literature search of several GaAs models has been conducted. A GaAs MESFET model has been proposed from that search that will accurately predict the DC parameter data obtainable on the Singer tester.

### I. INTRODUCTION

# Background

Within the Air Force, a need exists for a digital processing capability requiring clock rates far exceeding those possible with even the most advanced silicon technology. Requirements projected for 1980 to 1985 are for electronic warfare, telemetry, digital communications, and specialized radar processing systems to cover the 1 to 60 GHz clock-frequency range. Specifically, high speed logic will be required in fast phase-lock loop frequency synthesizers, spread spectrum communications, wideband direct frequency counters, real-time processing of radar data, and high-speed analog-to-digital (A/D) and digital-to-analog (D/A) converters. A 1 to 5 GHz GaAs logic capability can satisfy many of these requirements (Ref 3:1).

Of particular interest to the Air Force is the GaAs, depletion mode, metal-semiconductor field-effect transistor (MESFET).


The GaAs MESFET has been the subject of research and development contracts sponsored by the Air Force Avionics Laboratory of the Air Force Wright Aeronautical Laboratories (AFWAL/AADE) at Wright-Patterson Air Force Base, Ohio. The GaAs MESFET is intended to play a significant role in the future development of the above systems. The specific logic circuits where the GaAs MESFET is expected to play a key role are logic gates, flip-flops, decoders, counters, random access and read-only memories, and, as mentioned previously, A/D and D/A converters.


The GaAs MESFET was chosen by the Air Force for ultra-high-speed digital processing due to its ability to function as a microwave amplifier or subnanosecond switch. In addition, integrated circuits built with GaAs MESFETs are capable of achieving high speed at low power so that medium-scale integration (MSI) circuits can operate at 2-3GHz clock rates (Ref 7:1).

At the present time, AFWAL/AADE is interested in the logic gate as shown in Figure 1(a). The FETs shown in the figure are GaAs MESFETs. Basically, the logic circuit is capable of performing a combined positive logic NAND and positive logic NOR function as can be seen from the expression,  $Z = \overline{A}(\overline{B}+\overline{C})$ . The device was developed under contract by the Hewlett-Packard Company, HP Laboratories Division, Palo Alto, California several years ago (Ref 4:29). AFWAL/AADE has fabricated this circuit in its own integrated circuit laboratories in order to establish a base-line GaAs processing capability. A problem exists in testing due to the time and effort in obtaining required values of DC parameters for the individual MESFETs. A knowledge of the spread of DC parameters for all MESFETs in a wafer and from wafer to wafer would enable the laboratory to evaluate the fabrication process and identify problems and needed improvements. This ability would eventually contribute to the fabrication of high quality logic gates and the achievement of higher yields.

#### Current Method Used to Test MESFET Devices

AFWAL/AADE has been studying the DC parameters of the GaAs MESFETs shown in Figure 1 for some time using a manual probing





(b)
Figure 1. MESFET Logic Gate. (a) Circuit Schematic: (b) Logic Diagram

system. The manual process involves the use of a special probe station, designed specifically for testing individual chips on a 2-inch diameter wafer, and a curve tracer oscilloscope as shown in Figure 48 in Appendix A. The probe station consists of individual probes connected on one end via low resistive wires to the curve tracer while the tip of each probe is placed on a pad on the logic gate. The probe station operator's job is to manually make the proper connections between the chip (Figure 2) and the curve tracer and obtain current-voltage (I-V) characteristic curves that describe the DC operating parameters of a particular chip. This procedure must be performed on each chip with as many as 100 chips or so to a wafer. This manual process takes a considerable amount of time and effort and therefore hinders progress in testing processed wafers. In addition, recording data on each chip through the use of curve tracer pictures and manual data logging complicates the problem even further. Therefore, a special need exists to be able to perform this testing through a more efficient and rapid means.

#### Statement of the Problem

For the past several years, AFWAL/AADE has had the capability to automatically test devices through the use of a Singer Automated Integrated Circuit Test System. AFWAL/AADE has never before used the system to test FETs. J. F. Skalski of AFWAL/AADE felt that the testing of the GaAs MESFETs' DC parameters could be best performed by its automatic testing system. It was felt that this could provide a more efficient and repid means of obtaining and recording data on the numerous




Figure 2. MESFET Logic Gate Chip.

individual chips on a wafer. Therefore, the main goal of this thesis is to develop a more efficient and rapid capability of evaluating and analyzing the static performance and characteristics of GaAs MESFETs of a logic circuit chip as shown in Figures 1 and 2 using the automated system.

The evaluation and analysis consists of developing a computer program to obtain the DC operating parameters of all devices on each chip or die on a wafer. The devices consist of single and dual gate GaAs MESFETs as well as Schottky diodes and resistors as shown in Figures 1 and 2. In addition, all data obtained is to be recorded on magnetic tape for future evaluation and analysis by laboratory personnel. Data retrieval is to be provided using a FORTRAN IV computer program to read data from the tape. The data for the individual MESFETs (by chip) is then to be output to a line printer for subsequent printing.

Programming the Singer tester requires the use of a special test language known as Elucidate. Elucidate is capable of commanding the test system to conduct current, voltage and resistance tests. In other words, static DC testing is the primary specialty of the entire system.

As a second goal of this thesis effort and to provide a further means of analyzing the performance and characteristics of GaAs MESFETs, existing models of FETs are to be studied and evaluated for their suitability for circuit design and testing of these devices. The results of the data obtained through testing are to be used to estimate DC parameters of the appropriate device model in order to provide a quantitative appraisal of the test results and model prediction.

In addition to the above, a study of the existing Singer testing system is to be conducted to determine its capabilities in the area of future high-speed testing.

# Scope

This thesis is a culmination of research and analysis of the GaAs MESFET and its use in integrated circuit form. The theory behind the operation of the GaAs MESFET is covered as well as how it is used in integrated circuits. In addition, candidate models of the GaAs MESFET are studied for circuit design and device evaluation. The DC operating parameter results are presented, analyzed, and used to validate the model chosen to depict these parameters. Also, test programs to automatically test GaAs MESFET's on the wafer are presented including an analysis of the results obtained. Finally, the capabilities of the testing system are evaluated.

#### Assumptions

Much of the underlying theory of the DC parameters of the depletion mode, n-channel junction field-effect transistor (JFET) can be applied to the depletion mode, n-channel MESFET. This is explained further at the beginning of Chapter II. Therefore, it has been assumed that much of this theory can be accepted without proof since it is used in many research articles and is accepted throughout the field of micro-electronics and semiconductor device physics. All equations and ideas are, of course, referenced so as to insure credibility.

#### Approach

The general approach taken in the thosis is to present the theory behind the operation, and the characteristics of, the GaAs MESFET. From here, a study of the GaAs MESFET's use in an integrated circuit is covered as well as the operation of the circuit as a whole. Tests performed and results obtained using manual testing are discussed. These results are then applied to the model of a GaAs MESFET (single-gate) to determine their suitability for DC parameter modeling. A model of the dual-gate, taken as the combination of two single-gate MESFETs in cascade, is proposed and discussed. In addition, the basics of the Singer Automated Testing System are presented as well as the computer program and results obtained from testing a single-gate MESFET. The capabilities of the system are then discussed.

#### Sequence of Presentation

In Chapter II, a study of the theory behind the operation of the GaAs MESFET, as well as its static, high-speed and low power characteristics are presented. The use of the GaAs MESFET in a logic circuit is discussed, included design consideration, using NAND/NOR logic circuit, Figure 1(a), as an example.

The proposed models of the GaAs MESFET single-and dual-gate models are presented in Chapter III. A study of each of these models is made as well as an analysis of the single-gate model's potential in simulating or modeling its DC parameter characteristics. DC parameters were obtained from a MESFET tested manually as presented in Appendix A.

Procedures, algorithms, and flowcharts used to present the development of the MESFET program that automatically tests the DC parameters of the devices in Figure 1(a) are presented in Chapter IV. In Chapter V, the results obtained from automatically testing the DC parameters of the devices in Figure 1(a) are presented.

In Chapter VI, a brief capability and limitation study of the Singer tester is presented. A conclusion outlining accomplishments of the thesis project as well as recommendations which might lead to further investigation and development in the automated testing of the GaAs MESFET are presented in Chapter VII.

# II. GaAs MESFET AND SCHOTTKY BARRIER DIODE THEORY

The GaAs metal-semiconductor field-effect transistor (MESFET) exhibits current-voltage characteristics as well as operating DC parameters very similar in most respects to junction field-effect transistors (JFETs). This is due to the fact that both are three-terminal semiconductor devices in which the laterial current flow is controlled by an externally applied vertical electric field. According to Schockley, the JFET is a unipolar transistor because the current flow is carried by one type of carrier only, the majority carrier (Ref 2:1365). The MESFET can also be considered to be unipolar transistor since current flow is also due to majority carriers, specifically electrons (Ref 1:319). Both devices are characterized by a lightly doped active channel region between two heavily doped gate regions. The channel current flows between the drain and source terminals which are formed by ohmic contacts (Ref 9;182 and Ref 6:285). (See Figure 3.) There are, of course, several differences between the GaAs MESFET, and, say, a silicon JFET. For instance, the high speed and power capabilities, and the drift velocity vs. electric field characteristics are different in each device, but these will not be elaborated upon. There is one structural difference worth briefly mentioning. The difference lies basically in the gate regions. In the JFET, the gate terminal is formed by a p+ region for an n-type channel. In the MESFET, the gate is formed by a metal-to-semiconductor (n-type) contact known as a Schottky barrier.





Figure 3. Cross-Sections of an N-Channel JFET and GaAs MESFET.

# MESFET Theory of Operation

As in the JFET, the MESFET is basically a 3-terminal device consisting of the source, drain, and gate. Figure 4(a) is a simple view of an n-channel, depletion mode GaAs MESFET, excluding the gate. A depletion mode MESFET implies that substantial drain current flows when the gate is shorted for zero gate bias (Ref 13:197).

The majority carriers, in this case electrons, enter the MESFET through the source(S) contact and leave the MESFET through the drain (D) contact. The electrons flow from source to drain with a velocity determined by the applied forward bias from drain to source. Current flow is proportional to the applied drain to source voltage,  $\mathbf{V}_{\mathrm{DS}},$  at low voltages and therefore the MESFET behaves like a linear resistor (Ref 6:285). The current flow, however, departs from linearity at larger voltages due to the fact that the electron drift velocity reaches a peak value at about 3kv/cm, and then decreases and levels off at a saturated velocity slightly higher than in silicon, as shown in Figure 5. The saturation velocity in GaAs differs by no more than 10 percent from the value obtained in silicon (Ref 25:652). However, the gain-bandwidth product of the FET,  $f_{\circ}$ , could rise to as much as 30 GHz if GaAs is used instead of Si due to the larger saturation drift velocity in GaAs (Ref 10:93). (The currentcoltage curve therefore falls below the initial resistor line and the current begins to saturate as shown in Figure 5  $(L_{\sigma} = gate length > 3\mu m.)$ 



Between the source and drain, a metal-to-semiconductor contact (or Schottky barrier) known as the gate has been added as shown in Figure 4(b). The gate creates a layer in the semiconductor that is depleted of free-carrier electrons. This depletion region acts somewhat like an insulator that constricts the current flow in the channel. The depletion region width depends on the voltage applied between the source and the gate,  $V_{\rm GS}$ . In Figure 4(b), the gate is shorted to the source ( $V_{\rm GS}$  = 0) and a small drain voltage is applied. As a result, the depletion region has a small width and the conductive channel below has a smaller cross section d<sub>1</sub> than d<sub>0</sub> in Figure 4(a). Therefore, the resistance between the source and drain is larger. The saturated drain current is given by

$$I_{D} = qwn(x)d(x)v(x)$$
 (1)

As long as E>E $_p$ , the electron density n is equal to the constant donor density, N $_D$  (equilibrium). Voltage in the channel is zero at the source and increases along the channel to the applied  $V_{DS}$  at the drain. The depletion region becomes wider from the source to the drain and the gate becomes increasingly reversed biased as shown in Figure 4(c). A constant current through the channel is therefore maintained as a result of the decrease in conductive cross section d $_2$ .

In GaAs MESFETs with very short gate lengths ( $L_g > 3\mu m$ ), conditions in the high-field region of the channel are not the same. As long as E is maintained below the threshold field,  $E_p$ , the electrons remain in equilibrium (Figure 4(d)).

At about  $E=E_p$ , and where  $d_3=d_1$ , to preserve current continuity according to (1), a heavy electron accumulation layer must form in this region because the channel cross-section is narrowing. If the electrons enter a high-field region ( $E>E_p$ ), they are accelerated to a higher velocity before relaxing to the equilibrium velocity. As shown in Figure 4(d), the peak equilibrium velocity,  $v_p$ , is doubled for  $E>E_p$ . The doubling of the electron velocity shortens the electron transit time through the high-field region and at the same time shifts the accumulation layer between the gate and drain.

In Figure 4(e), with a negative voltage applied to the gate, the gate-to-channel barrier becomes reverse biased, and the depletion region grows wider. The channel acts as a linear resistor as before for small values of  $V_{\rm DS}$ . However, the channel resistance will be larger due to a narrower cross section and hense a small current flow. For further increments of  $V_{\rm DS}$ ,  $E_{\rm p}$  is reached at a lower drain current than in the  $V_{\rm GS}$  = 0 case. The current remains saturated for a further increase in  $V_{\rm DS}$  (Ref 6: 285-288).

#### MESFET Static Characteristics

The n-channel MESFET is summarized in Figure 4. For an n-channel MESFET, the gate is reverse biased as shown to form a depletion region under the gate. The MESFET is connected in the common-source configuration with the drain to source forward biased as shown. The common-source drain characteristics for an n-channel MESFET are shown in Figure 6, a plot of  $I_D$  verses  $V_{DS}$ , with  $V_{GS}$  as a parameter. The

characteristics can be explained with  $V_{\text{GS}}$  = 0. The channel is completely open when  $I_{D} = 0$ . For a small applied voltage  $\boldsymbol{V}_{DS}$ , the MESFET acts as a simple semiconductor resistor whereby the current  $I_{\rm D}$  increases linearly with  $V_{\rm DS}$ . While the current is increasing, the ohmic voltage drop between the source and the channel reverse-biases the junction, and eventually the channel begins to constrict. The constriction is not uniform because of the ohmic drop along the length of the channel itself. The constriction is more significant near the gate and drain as shown in Figure 4(d). Finally, a voltage  ${
m V}_{
m DS}$  is reached at which the channel reaches "pinch-off". This is the voltage where the current  $\mathbf{I}_{\mathbf{D}}$  levels off and approaches a constant value. In principle it is not possible for the channel to close completely and therefore reduce  $\boldsymbol{I}_{D}$  to 0. Each value of  $V_{\text{GS}}$  produces a characteristic curve with an ohmic region for small values of  $\boldsymbol{V}_{\mathrm{DS}}$  and a constant-current region for large values of  $V_{DS}$  where  $I_D$  responds only slightly to  $V_{DS}$ .

With a gate voltage  $V_{\rm GS}$  applied in the direction to provide further reverse bias, pinch-off will occur for smaller values of  $V_{\rm DS}$ , with the maximum drain current even smaller. This can be seen in Figure 6.

The maximum voltage that can be applied between any two terminals of the MESFET is the lowest voltage that will cause avalanche breakdown across the gate junction. As shown in Figure 6, avalanche breakdown occurs at a lower value of  $V_{\rm DS}$  when the gate is reverse-biased than for




Figure 6.

 $V_{\rm GS}$  = 0. This is due to the fact that the reverse-bias gate voltage adds to the drain voltage, and thereby increases the effective voltage across the junction (Ref 11:312-214). Important DC Parameters

Typical values of DC operating DC parameters that describe the switching operation for n-channel GaAs MESFETs with  $l\mu m \ x \ 500\mu m$  gates are:

IDSS	75ma
I <sub>D</sub> (max)	120ma
V <sub>p</sub>	-2.5V
R <sub>ON</sub>	850 ohms
$g_{m}$ at $V_{GS} = 0$	50 mmho
V <sub>GS</sub> (max)	0.8v
R <sub>SAT</sub>	2000 ohms

Breakdown Voltage (at  $V_{GS} = 0.0V$ ) 10V

(Ref 4:4-6)

The theory and the techniques underlying measurement of the listed DC parameters will now be presented.

Drain current, designated by  $\boldsymbol{\mathrm{I}}_{\mathrm{D}},$  is given by

$$I_{D} = I_{DSS} (1 - \frac{V_{GS}}{V_{p}})^{2}$$
 (2)

where  $I_{DSS}$  is the saturated drain current with the gate shorted to the source ( $V_{GS} = 0$ ),  $V_{GS}$  is the gate-to-source voltage, and  $V_p$  the pinch-off voltage. Equation (2) is the transfer characteristic of the MESFET in saturation given the relationship between  $I_D$  and  $V_{GS}$  and is parabolic as shown in Figure 7.  $I_D$  can be found (through actual measurement)

by simply measuring the current entering the drain from a power supply voltage ( $V_{DS}$ ) using a milliammeter inserted in series. A reverse-bias voltage is then applied between the gate and source,  $V_{GS}$ .  $T_{DSS}$  can be measured in the same manner with  $V_{GS}$  = 0 or the gate and source shorted. By varying  $V_{DS}$  at a certain applied  $V_{GS}$ , the characteristic volt-ampere curves can be obtained as in Figure 6 (Ref 4:5).

The pinch-off voltage,  $V_p$ , is used to describe the value of gate-to-source voltage,  $V_{GS}$ , that will "pinch-off" or constrict the channel and thereby reduce the drain current,  $I_D$ , to approximately zero (Ref 11:313).  $V_p$  can be found by measuring  $I_{DSS}$  (at  $V_{GS}$  = 0), taking 1% of that value of drain current, and then increasing  $V_{GS}$  in the negative direction while monitoring the drain current. When the drain current is approximately equal to 1% of  $I_{DSS}$ , that value of  $V_{GS}$  at the time is taken as  $V_p$ . The pinch-off voltage is shown in Figure 6 (Ref 12:82).

The MESFET behaves like an ohmic resistance for values of  $V_{DS}$  well below saturation. The "ON" drain resistance,  $R_{ON}$ , is the ohmic resistance and is found by the ratio  $V_{DS}/I_D$  at a given applied  $V_{DS}$ .  $R_{ON}$  is simply the reciprocal of the slope in the region prior to saturation for a specific  $V_{GS}$  as shown in Figure 6 (Ref 11:316).

The mutual conductance or transconductance of a MESFET is an important forward transfer characteristic. It is an expression that indicates how much change in output current may be induced by a change in the input voltage,




Figure 7. MESFET Transfer Characteristic (Ref 11:337).

i.e., the basic gain of the device, and is given by

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}}$$
, at a given  $V_{DS}$ . (3)

Transconductance can be determined from Figure 6 by setting  $V_{\rm DS}$  at a specific value and then taking two values of  $I_{\rm DS}$  at two different values of  $V_{\rm GS}$  and applying these to equation (3) (Ref 12:86).

The resistance of the channel in the saturation region is the output resistance,  $E_{\rm SAT}$ , and is taken as the reciprocal of the slope in the saturation region (for an applied  $V_{\rm GS}$ ) as shown in Figure 6. The output resistance is given by the ratio  $\Delta V_{\rm DS}/\Delta I_{\rm D}$  in the saturation region for a given  $V_{\rm GS}$  (Ref 15:163).

### High-Speed and Low-Power Characteristics

The power consumption of any high speed logic device must be no higher than necessary to achieve its speed objectives.

Monolithic integrated circuits built with GaAs MESFETs can achieve high switching speed at low enough power for mediumscale-integration (MSI) circuits to operate at multigigahertz clock rates (Ref 7:41). According to Liechti (Ref 14:489), MSI packing densities require a power consumption of less than 50 MW per gate for a total power dissipation of 1 watt or less for an entire chip. In order to lower the circuit-power, it is necessary to decrease the gate width of the MESFET. This, however, increases the propagation delay and therefore reduces the high-speed capabilities of the circuit. In other words, propagation delay is inversely proportional to power. For example, a NAND/NOR GaAs MESFET

logic circuit with 10µm gates has been experimentally determined by Liechti (Ref 14:490) to have a propagation delay of 142 ps and a power consumption of 20mW per MESFET. For 20µm gate widths, a propagation delay of 111 ps and power consumption of 40 mW per MESFET has been determined.

An approach to explain the high-speed and low power characteristics of the GaAs MESFET can be made using semiconductor device physics and comparing GaAs with Si. In GaAs, electrons have six times higher low-field mobility than in silicon doped to the same level with n-type impurities as shown in Figure 8. This results in lower operating voltages and lower 'ON' resistances for switching applications, and thereby reduces power consumption. The maximuj electron velocity of GaAs is about twice that of Si as shown in Figure 5. This results in a larger current change for a given gate voltage change (higher  $\mathbf{g}_{\mathbf{m}}(\textbf{,}$  and therefore enhances switching speed (Ref 7:42). The saturation velocity for GaAs is slightly higher than Si. As a result, the current-gain bandwidth,  $f_{\pi}$ , is about two times higher and the maximum frequency of oscillation,  $f_{ij}$ , is three times higher in GaAs as opposed to Si (Ref 5:289).

To achieve the highest possible switching speed, the metal-semiconductor gate electrode, which forms a rectifying Schottky barrier contact, must be very narrow-about  $1\mu m$  (Schottky barrier gate length) in today's technology (Ref 7:42). Decreasing the gate length ( $L_{\rm g}$ ) decreases the parasitic gate-to-source capacitance,  $C_{\rm gs}$ , and also increases the transconductance,

 ${\bf g_m}$  . As a result,  ${\bf f_T}$  is improved. For short gate length MESFETs  ${\bf f_T}$  is proportional to 1/L  $_{\bf g}$  (Ref 6:289). Schottky Barrier Gate Theory

The Schottky barrier gate metalization, as shown in Figure 3, consists of evaporated chromium, platinum, and gold (Ref 3:19). The gate is lµm in length and 600µm in width forming a metal n-type semiconductor contact for outside connections (Ref 4:4).

According to semiconductor device physics, when a metal makes contact with a semiconductor, the Fermi levels on both sides align themselves after some charge movement. The Fermi level in metal falls inside the conduction band and can be looked upon as the average energy of the most energetic electrons in the metal. For an energetic electron to be completely emitted from the metal to the outside, a minimum energy,  $\mathbf{E}_{\mathbf{W}}$  (Metal), known as the work function of the specific metal, must be added above the  $\mathbf{E}_{\mathbf{F}}$  of the metal.

As in a metal, some minimum energy msut be added in a semiconductor to get electronic emission. However, since  $E_F$  is located in the forbidden gap where electrons in the semiconductor cannot possess energies between the conduction and valence bands, a quantity called affinity and denoted by  $\boldsymbol{\chi}$  is also used. Affinity is the additional energy that an electron at the bottom of the conduction band,  $E_C$ , must have to be emitted. This is shown in Figure 9(a) (Ref 16:107).

As shown in Figure 9(b), when a metal makes contact with a semiconductor of a different work function, the two Fermi

levels align in equilibrium after a momentary shift of electrons from the material with the smaller work function to that with the higher which reduces free energy. Fermi-level alignment is reached when an electric potential difference has built up at the interface between the two materials equal to the difference between their work functions. This situation after contact is shown in Figure 9(b) where n-type semiconductor is contacted by a metal of a higher work function.

Electrons pass from the semiconductor into the metal since the metal has a higher work function than the semiconductor. The loss of electrons creates a positively charged depletion region in the semiconductor near the interface between the metal and the semiconductor. The depletion region extends into the semiconductor for a depth depending on the doping density which is much lower than the allowed states and electron densities in metal around  $E_F$ . The shift of  $E_F$  in the metal will be small while the shift and band banding in the semiconductor will take up practically all the potential difference given by  $E_W$  (Metal) -  $E_W$  (Semicon.). Once this potential difference has grown to  $[E_W(\text{Metal})-E_W(\text{semicon.})]/,9$ , equilibrium is reached, the depletion region is stabilized, and no further net charge will cross the junction (Ref 16: 107-108).

A large density of surface states will always be found at the crystal discontinunity of the surface of the semiconductor material. These states will cause band bending without making contact with metal. After contact with metal, the surface




Figure 8. Drift Mobility of Silicon and Hall Mobility of GaAs at 300°K vs. Impurity Concentration. (Ref 17:40).




Figure 9. Metal to n-type Semiconductor Contact when E<sub>w</sub>(m)>E<sub>w</sub> (Semiconductor). (hatched areas represent electron-filled energy levels:

(a) Before Contact; (b) After Contact) (Ref 16:107)

states reduce the effect of a particular metal work function on the band banding (Ref 16:109-110).

#### GaAs MESFET NAND/NOR Logic Circuit Design Considerations

The GaAs MESFET is a very fast switching transistor capable of converting a voltage change at its gate electrode into a drain-current change in about 10ps (propagation delay). The drain-current change must then be capable of developing a voltage change suitable for driving the input of another MESFET. This current-to-voltage conversion is the cause of much of the delay in a MESFET logic circuit due to the circuit capacitances that must be charged (Ref 7:42). It now becomes necessary to further discuss the use of the GaAs MESFET in an integrated circuit as well as required design considerations using Figure 1(a) as an example.

Figure 1(a) is capable of performing a combined positive logic NAND, and a positive logic NOR function as can be seen from the expression  $Z = \overline{A}(\overline{B} + \overline{C})$  (Ref 4:29). The NAND/NOR logic gate exhibits a 100-ps propagation delay at 400mW power consumption yielding a 4-pJ speed-power product (Ref 14:495) and responds to clock rates from 0 to 4GHz (Ref 7:41). The logic diagram for the circuit is shown in Figure 1(b).

The logic gate uses parallel switching in the form of the two input MESFETs, as well as series switching, in the form of the dual-gate input transistor (inputs B and C) (Ref 4:29). The current-sourcing level in the circuit is a high impedance active load with the gate connected to the source (Ref 5:21). The active load of the circuit provides a high

gain (Ref 5:21) minimizes power dissipation (Ref 4:28) and is somewhat invariant to device parameter changes (Ref 5:21). The high impedance node located between the active load and switch is highly susceptible to capacitive loading. It is for this reason that a buffer circuit must be incorporated into the logic gate to provide a low output impedance which is insensitive to capacitive loading (Ref 5:21, 24).

Since the MESFET is a depletion mode device, there is an incompatibility between the input and output (Ref 7:42), A level shift is required to make the input and output voltage levels of the logic circuit compatible. This level shift is provided by using Schottky diodes in the output buffer circuit. The number of diodes required is determined by the pinchoff yoltage of the MESFET and in turn determines the magnitude of the logic swing (Ref 5:24). In this circuit, three diodes are used, each with a forward threshold voltage of about 0.8V. The series voltage drops total 2,4V thus assuming that the MESFETs should pinch-off at no more than -2,4V. The source follower, which is incorporated into the level shifter/ buffer circuit, provides extra current for driving capacitance loading. Current is drawn through the constant-current source, thereby producing a voltage drop across the three seriesconnected Schottky diodes. The output at 2 will now be compatible to meet the input requirements of another MESFET logic gate.

Theory of Operation. The study of the operation of the circuit of Figure 1 will be conducted by treating it as a logic gate that switches DC level inputs only. The switching time and frequency response of the circuit will not be covered since this thesis is primarily centered around the study of DC parameters.

The heart of the MESFET logic gate consists of the single-gate (A input) and the dual-gate (B and C inputs) as shown in Figure 1(a). These gates and their respective inputs determine the output, z, according to Table I. A logic 0 applied at the inputs will pinch off or turn off the MESFETs and, ideally, an open circuit will result. An applied logic 1 will turn the MESFETs on and they will represent a small resistance with a voltage drop. The logic gate uses positive logic whereby a logic 0 represents -2.4 volts, and a logic 1

TABLE I. Truth Table for the GaAs MESFET Logic Gate of Figure 1.

А	В	С	Z
0	0	0	1.
O	0	1	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	. 0	0
1	1	1	0

represents 0.5 volts. For A=0, and B=C=0, or if either B or C=1, current is drawn from the active load below its saturation point, and node 1 will be high. For A=0, and B=C=1, current is drawn from the active load beyond the saturation point. The depletion region area of the active load has decreased toward the source and therefore the channel resistance has increased toward the source. Therefore, the voltage drop at node 1 has reached to a logic 0. Similar explanations can be given for the remainder of the table.

At node 1, a logic 0 will be about 0.5V and a logic 1 will be about 4.0V. Since, and in keeping with positive logic, the lowest voltage input is assumed to be a logic 0 and the highest a logic 1. In addition, the levels have changed to an incompatibility between the input and output since the MESFETs are depletion mode devices. The inputs will be brought to their proper levels after they are applied to the level shifter as brought out in the previous section. The output will be shifted to its proper level as shown in Figure 1(a) so that it will meet the input requirements of another MESFET logic gate connected in cascade.

#### Summary

In this chapter, MESFET device theory was presented. The emphasis was placed on the static operation of the MESFET to provide a foundation for the modeling effort and automated testing. Models for the single and dual gates of Figure 1(a) will now be proposed and disucssed in Chapter III.

# GATE AND DUAL GATE GAAS MESFETS

AFWAL/AADE is currently conducting efforts in the modeling of GaAs MESFETs. The modeling effort will aid in understanding the static and dynamic behavior of MESFETs currently fabricated by AFWAL/AADE as well as any possible MESFET Circuit design efforts. To aid in this effort, a study of the static characteristics only will be conducted in this chapter. A literature search of the efforts conducted by a few leading professionals in the field of GaAs MESFET modeling will provide AFWAL/AADE with references for further study. The search will be presented following a presentation of criteria to be used in the evaluation and subsequent selection of models for the GaAs dual and single gate MESFETs. Selected models studied in the literature will be subjected to the criteria. A single gate and dual gate model will be finally proposed after a study of the elements used to model the DC parameters is conducted. The proposed single gate model will be analyzed further in order to determine its accuracy in predicting DC parameter data that could be obtained on the Singer tester. Criteria Established for the Selection of the GaAs MESFET Models

The following are the criteria used in the evaluation and subsequent selection of the GaAs MESFET model used in conjunction with device measurement and characterization in this thesis:

- 1. The model must be suitable and convenient for use in digital integrated circuit design by accurately modeling the DC parameters of the MESFET and by being computationally tractable in circuit design and analysis.
- 2. The model must be appropriate for evaluation and prediction of DC parameter data to be eventually obtained from the Singer tester.

An evaluation of the above criteria is in order at this time. In the testing of DC parameters of the MESFET, it is important to know where pinch-off may occur or the point where the MESFET switches on or off. The rate at which this occurs is dependent on frequency. Since the dynamics of the MESFET are not emphasized in this thesis, the rate will be ignored. The emphasis lies in whether the MESFET reaches pinch-off and if so at what point. Therefore, the MESFET will be modeled with its use as an element in a digital integrated circuit kept in mind.

Obtaining a suitable model will aid in predicting the MESFET's DC parameters in a convenient manner and thus give direction to device testing. These parameters would be derived from points found on a MESFET's characteristic I-V curves. The model would actually consist of a network of circuit elements which simulates MESFET behavior under actual DC conditions and yields the values found in the measured I-V curves. These model parameters would be calculated from the curves. The DC parameters that will be obtained from the Singer tester and used to model the DC conditions of the MESFETs

later in the chapter are the following:

- 1. Drain Current,  $I_D$
- 2. Gate to Source Voltage,  $V_{\overline{GS}}$
- 3. Saturated Drain Current,  $I_{DSS}$
- 4. Linear On-Resistance, Ro
- 5. Saturation Resistance,  $R_s$
- 6. Pinch-Off Voltage,  $V_p$
- 7. Transconductance,  $g_m$
- 8. Drain to Source Voltage,  $V_{\mathrm{DS}}$

The model to be eventually proposed and analyzed should be able to be used to model  $I_D$ ,  $V_{GS}$ .  $R_o$ ,  $R_s$ , and  $G_m$  as equivalent circuit elements.  $I_{DSS}$  and  $V_p$  are parameters required to determine  $I_D$  and do not vary for a particular MESFET.  $V_{DS}$ , and  $I_D$  are used to determine  $R_o$ , and  $R_s$ , whereas,  $I_D$ , and  $V_{GS}$  are used to determine  $g_m$ . This will be pointed out in the element defining equations presented in the chapter.

#### Literature Search

A literature search was conducted to determine the GaAs MESFET models available. Numerous models of the single gate device were studied. The purpose of this section will be to present a few of the models studied that were developed by several leading professionals and a brief description of each.

Single Gate Model. Liechti (Ref 6:288) modeled the GaAs MESFET as an RF equivalent circuit with the MESFET channel modeled as a distributed RC network. The model was developed for operation in the saturated current region in a common-source configuration. Liechti also studied the high-frequency limitations of the MESFET. These are dependent on device geometry and material parameters according to Liechti. He also described the noise behavior of the intrinsic MESFET. Liechti drew from his study that "for large drain voltages, the electrons reach their limiting velocity on the drain side of the channel (of the MESFET). In this region, the field has no influence on the carrier drift velocity." He then concluded, "this channel section cannot be treated as an ohmic conductor". Liechti's discussion was based on a maximum frequency of oscillation, f,, at 46 GHz.

GaAs MESFET at low temperatures and at a frequency of GHz (Ref 22:378). He used the same GaAs model as before. Through experimentation with a l micron gate length GaAs MESFET, he determined that it was capable of very lownoise performance at liquid-nitrogen temperatures. He also determined that the MESFET's transconductance increased with decreasing temperature, thereby raising the RF gain.

Pucel developed a small-signal equivalent circuit of the GaAs MESFET valid at frequencies up to X band (Ref 28) and used it in a mixer circuit. The mixer exhibited conversion

gain at microwave frequencies based on the small-signal properties of the MESFET.

In Shur's work (Ref 18:612-618), a simple analytical model of the GaAs MESFET was proposed. Shur based his model "on the assumption that the current saturation in GaAs MESFETs is related to the stationary Gunn domain formation at the drain side of the gate rather than to a pinch-off of the conducting channel under the gate." Parameters calculated in the model were transconductance, gate-to-source, and drainto-source capacitances, break-down voltage, saturation current, channel conductance, cut-off frequency, switching times, power-delay product, channel conductance, and charge under the gate. Two dimensional computer calculations were used to verify the results which agreed very closely with computer analysis results and 1 micron gate GaAs MESFET experimental data. Shur demonstrated that the gate length limitation was caused by stray gate-to-source and gate-to-drain capacitance. He determined that the gate length must be at least 1 micron for a GaAs MESFET.

Hower studied the theory, fabrication, and performance of an n-channel Schottky-barrier GaAs FET (Ref 19:199).

He developed a lumped-element circuit model of the GaAs

FET and used the model to determine its high performance.

He used the model to derive common-source y-parameters using standard network analysis.

<u>Dual-Gate Model.</u> A study of the results of Furutsuka (Ref 20) will be presented in the dual gate characteristics section.

## Selection of Models for Further Analysis

After preliminary analysis of the available models in the literature, the Liechti and Hower models were selected due to their ability to meet the criteria presented.


These models are presented in Figures 10 and 11.

Both models are designed in a common-source configuration. These models are well suited to circuit design because they can be used to model the MESFET (with suitable biasing) as the active device of a switching circuit to provide an output which is 180° out of phase with the input. Additionally, a high input and output impedance exist (Ref 4:40). The Liechti model is adequate up to 12 GHz for 1 micron gate lengths (Ref 6:288). As for the Hower model, it is suitable for circuit design for frequencies up to 14 GHz for 3 micron gate lengths (Ref 19:192).

The Liechti and Hower models are both suitable for evaluation with the data from the Singer due to their potential to simulate the desired parameters on a family of I-V curves. For instance,  $R_{\rm O}$  characterizes the MESFET in the ohmic region of the curves (Ref 15:164) at a value in the hundreds of ohms. Additionally,  $R_{\rm S}$  models the MESFET in the saturation region at a value in the thousands of ohms. The drain current,  $I_{\rm D}$ , is modeled by the constant current source shown in the figures.

#### The Liechti and Hower Models

Liechti's representation (Ref 6:285) of the equivalent circuit or model of a low-noise GaAs MESFET as shown in





Source Cate

Cate

Constitution of the constit

(b)
Figure 10. (a) Liechti's Equivalent Circuit Model of the GaAs MESFET. (b) Physical Origin of Circuit Elements (Ref 6:289).





(b)
Figure 11. (a) Hower's Equivalent Circuit Model of the GaAs MESFET. (b)
Physical Origin of Circuit Elements (Ref 29:184).

Figure 10(a) is an RF equivalent of the MESFET. It simulates the n-channel as a distributed RC network. The commonsource model is intended for operation in the saturated current region. The location of the elements of the model is shown in Figure 10(b) with the circuit parameters listed in Table II. The parameters are those obtained from an actual GaAs MESFET whose gate geometry was 1 micron ( $L_g$ ) x 500 micron ( $W_g$ ) with a donor concentration of  $N_D$  = 1 x 10<sup>17</sup> cm<sup>-3</sup>. The model takes into account the intrinsic as well as extrinsic elements of the MESFET (Ref 6:288).

Table II.

Equivalent-Circuit Parameters of a GaAs MESFET with a 1 micron x 500 micron Gate  $(N_D = 1 \times 10^{17} \text{ cm}^{-3})$ 

INTRINSIC ELEMEN	TS EXTRINSIC ELEMENTS	
$g_m = 53 \text{ mmho}$	C <sub>ds</sub> = 0.12pF	
$C_{gs} = 0.62pF$	R <sub>g</sub> -2.9 Ohm	
$C_{dg} = 0.014pF$	$R_{d} = 3.0 \text{ Ohm}$	
$C_{dc} = 0.02pF$	$R_s = 2.0 \text{ Ohm}$	
$R_1 = 2.6 \text{ Ohm}$		
$R_s = 400 \text{ Ohm}$		
	dc BIAS	
	V <sub>DS</sub> = 5.0V	
	$V_{GS} = 0.0V$	
	$I_D = 70.0 \text{mA}$	

Hower's representation (Ref 19:184) of the model of a GaAs MESFET is shown in Figure 11. Hower's model is similar to Liechti's except for the absense of the parasitic elements  $R_g$ ,  $C_{\rm dc}$ , and  $C_{\rm ds}$ .

The following devices (intrinsic and extrinsic) of the MESFETs are modeled in the Liechti and Hower models:

- 1. Gate-Metal Resistance
- 2. Gate-Source and Gate-Drain Capacitances
- 3. Dipole Layer Capacitance
- 4. Source and Drain Resistances
- 5. Drain Source Capacitance
- 6. Drain Source Resistance
- 7. Current Source

The modeled devices will be described in the following subsections.

<u>Gate-Metal Resistance.</u> The gate resistance (extrinsic) Figure 10(a) is modeled by

 $R_{\rm g} = \rho \ {\rm Z_g/12t_gL_g} \qquad \qquad (4)$  where  $\rho(2.75{\rm x}10^{-6} \ {\rm ohm-cm})$ ,  $t_{\rm g}$  (\$\frac{1}{2}0.5 \ {\mathref{micron}}\$),  $L_{\rm g}$  (\$1 \ {\mathref{micron}}\$) and  $Z_{\rm g}$  (\$100 \ {\mathref{micron}}\$) are the specific resistivity, approximate thickness, length, and width of the gate respectively for MESFETs fabricated by AFWAL/AA (Ref 20:581). Substituting these values into the above equation yields  $R_{\rm g} \approx 1.80 \ {\rm ohms}$ . Gate-Source and Drain-Gate Capacitances. The gate-source capacitance, modeled by  $C_{\rm gs}$  (Figure 10) and drain-gate capacitance (Figure 10 and 11) by  $C_{\rm dg}$ , are both intrinsic

elements of the MESFET according to Liechti.  $C_{\rm gs}$  and  $C_{\rm dg}$  represent the total gate-to-channel capacitance,  $C_{\rm dg} + C_{\rm gs}$  (Ref 6:288). According to Hower,  $C_{\rm dg}$  is a feedback capacitance that accounts for the effect of field lines that emanate from charges near the drain contact and terminate on the gate. From Liechti (Ref 6:289),  $R_{\rm g}$  and  $C_{\rm dg}$  form a time constant,

$$\tau_{RC_1} = 1/f_{RC_1} = 2\pi R_g C_{dg}$$
 (5)

 ${\rm c}_{\rm gs}$  charges through a channel resistance,  ${\rm R}_{\rm i},$  and together they form a time constant given by

$$\tau_{RC_2} = 1/f_{RC_2} = 2\pi R_1 C_{gs}$$
 (6)
(Ref (19:184)

Expressions for  $C_{
m dg}$  and  $C_{
m gs}$  have been derived taking into account  $Z_{
m g}$ ,  $L_{
m g}$ ,  $V_{
m i}$ ,  $V_{
m g}$ ,  $V_{
m Bi}$ , and  $A_{
m o}$  (Ref 18:615). These expressions can be simplified when  $V_{
m i}$ <- $V_{
m BI}$  -  $V_{
m g}$ . Then,

$$C_{dg} = C_{gs} = 1/2\sqrt{2} Z_g L_g ((\epsilon_{\bullet} \epsilon q N_D)/(V_{Bi} - V_G))^{1/2} = 1/2\epsilon_o \epsilon Z_g L_g / A_o$$
(Ref 18:615) (7)

Dipole Layer Capacitance. The dipole layer capacitance modeled by  $C_{\rm dc}$  (Figure 10), is an intrinsic element according to Liechti (Ref 6:288).  $C_{\rm dc}$  models the capacitance of the distribution of space charge beneath the deplection region. Source and Drain Resistances. The source and drain resistances modeled by  $R_{\rm o}$ , and  $R_{\rm d}$  (Figures 10 and 11) respectively, are both extrinsic or parasitic elements (Ref 6:288). According to Hower (Ref 19:183-184),  $R_{\rm o}$  and  $R_{\rm d}$  are as shown in Figure 11.

 $\rm R_{_{\mbox{\scriptsize O}}}$  is used to model the MESFET channel in the linear region of an I-V curve.

<u>Drain-Source Resistance.</u> The drain-source resistance is modeled by  $R_{\rm S}$  (Figures 10 and 11).  $R_{\rm S}$  characterizes the channel in the saturated current region (Ref 15:163).

Current Source. The drain current is modeled by the current source,  $I_D$  (Figures 10 and 11). According to the models by Liechti and Hower, the current source is dependent upon the voltage,  $v_c$ , developed across  $C_{gs}$  (Ref 6:288). The transammentance,  $g_m$ , is related to  $I_D$  by

$$I_{D} = y_{m}v_{c} \tag{8}$$

and

$$y_{m} = g_{m} e^{-j\omega\tau} o \tag{9}$$

where  $\tau_{o}$  is the phase delay "reflecting the carrier transit time in the channel section where E>E<sub>p</sub>:(Ref 6:288). Up to 12GHz, y<sub>m</sub> is characterized by a frequency-independent magnitude, the transconductance g<sub>m</sub>, and  $\tau_{o}$ . At DC,  $\omega$  = 0, and therefore y<sub>m</sub> = g<sub>m</sub> and I<sub>D</sub> = g<sub>m</sub>V<sub>c</sub>. At low frequencies, according to Millman (Ref 11:320), I<sub>D</sub> is proportional to the gate-to-source voltage, V<sub>GS</sub>. Therefore, for a DC model of the GaAs MESFET, it is assumed that

$$I_{D} = g_{m}V_{GS}$$
 (10)

#### Modification and Analysis

In this section, the models developed by Liechti and Hower will be modified in order to omit those elements that will not be significant in determining the DC parameters of the MESFET. Kirchoff's voltage law will then be applied

to the resulting proposed model to determine a useful relationship between  $\rm I_D, \, V_{GS}, \,$  and  $\rm V_{DS}$  of the MESFET in the saturated current region. I-V curves taken from an actual single-gate MESFET at AFWAL/AADE will then be used in correlating these DC parameters to those obtained by the equation relating  $\rm V_{GS}$  and  $\rm V_{DS}$  to  $\rm I_D.$ 

The capacitances,  $C_{\rm dg}$ ,  $C_{\rm gs}$ ,  $C_{\rm dc}$ , and  $C_{\rm ds}$ , all represent extremely high complex impedances at DC and can be neglected (Ref 15:168). According to Millman (Ref 11:321), no feedback exists at low frequencies from output to input in the FET, and it will be assumed that this is true for the MESFET. With this being the case, the capacitances can be removed from the model. As a result, no current (at DC) flows from the gate to the drain or source via  $R_{\rm g}$  and  $R_{\rm i}$ . Therefore, these resistances can be removed. Current flows, of course, through the drain via the low valued resistance,  $R_{\rm d}$  (3 ohms) (Ref 6:288).  $R_{\rm s}$  and  $R_{\rm o}$  are significant as pointed out in the following analysis and will not be removed. The modified model is shown in Figure 12.

The actual characteristic I-V curves shown in Figure 13 (obtained through measurement as described in Appendix A) will be applied to the modified model as shown in Figure 12. Referring to Figure (characteristic curves of a source follower, Figure 1(A)),  $I_{DSS}$  is determined to be about 11.6 mA at  $V_{GS}$  = 0. The transconductance,  $g_m$ , is found from the curves using equation (13). According to (13),  $g_m$  is the ratio of a change in drain current due to a change in gate




Figure 12. Modified DC Equivalent Circuit Model of the GaAs MESFET.

voltage at an applied  $\mathbf{V}_{\mathrm{DS}}.$  Selecting  $\mathbf{V}_{\mathrm{DS}}$  at 5.0V places the MESFET in the saturation region.

$$g_{m} = \Delta I_{D}/\Delta V_{GS} = (I_{D2}-I_{D1})/V_{GS_{2}}-V_{GS_{1}})|_{V_{DS}=4.0V}$$
 (13)

From Figure 13, at  $V_{DS}$  = 4.0V,  $I_{D_2}$  = 12.2 mA at  $V_{GS_2}$  = 0.0V and  $I_{D_1}$  = 10.0 mA at  $V_{GS_1}$  = -1.0V. Applying these parameters to 13,  $g_m$  = 2.2 millimho (mmho) (Ref 12:86).

Operation in the linear region can be determined using the inverse of the slope (Ref 15:163 and Ref 11:316).

$$R_o = \Delta V_{DS} / \Delta I_D = (V_{DS_2} - V_{DS_1}) / (I_{D_2} - I_{D_1}) / V_{GS}$$
 (14)

Values of  $R_{\rm O}$  as well as other DC parameters for  ${\rm g_m}$ ,  ${\rm I_D}$ ,  ${\rm V_D}$ ,  ${\rm V_{GS}}$ ,  ${\rm V_{DS}}$ ,  ${\rm I_{DSS}}$  and  ${\rm R_d}$  are listed in Table XVII, Appendix K,  ${\rm R_o}$  depicts the ohmic linear region of the MESFET prior to saturation for a given applied  ${\rm V_{GS}}$ . Using this equation,  ${\rm I_D}$  can be solved for different values of applied  ${\rm V_{DS}}$  (at a  ${\rm V_{GS}}$ ) in the linear region as  ${\rm I_D}$  approaches saturation.

At saturation,  $I_D$  remains constant while  $V_{DS}$  is varied. The slope of the saturated region (at a given  $V_{GS}$ ) is the inverse of the output resistance,  $R_S$  (Ref 11:162), where

$$R_{s} = (V_{DS_{2}} - V_{DS_{1}}) / (I_{D_{2}} - I_{D_{1}}) | V_{GS}$$
 (15)

 $R_{\rm s}$  is usually larger than  $R_{\rm o}$ . Values of  $R_{\rm s}$  for each  $V_{\rm GS}$  from Figure 13 are listed in Table XVII, Appendix K.

The pinchoff voltage,  $V_{\rm p}$ , according to Figure 13, is about -8.0V. This value is quite large compared to Liechti's value of  $V_{\rm p}$  at -2.5V.

Operation in the saturated current region can be depicted by expressing  $\mathbf{I}_D$  as a function of  $\mathbf{V}_{DS}$  and  $\mathbf{V}_{GS}$  using the measured data from Figure 13. A simple approach to modeling the measured data would be to begin by applying Kirchoff's voltage law to the modified model of Figure 12. Applying a voltage  $\mathbf{V}_{DS}$  and using conventional current directions,  $\mathbf{I}_D$  can be calculated from the following analysis:

$$V_{DS} = R_{d}I_{D} + R_{s}(I_{D} - g_{m}V_{GS}) + R_{o}I_{D}$$
 (16)

$$V_{DS} = (R_d + R_s + R_o)I_D - R_s(g_m V_{GS})$$
 (17)

Therefore,

$$I_{D} = (V_{DS} + R_{S}g_{m}V_{GS})/(R_{d} + R_{S} + R_{O})$$
 (18)

Equation (18) is intended for use in the saturated current region.  $I_{\rm D}$  here is represented by the characteristic equation

$$I_{D} = I_{DSS} (1 - V_{GS} / V_{D})^{2}$$
 (19)

According to  $(I_D = g_m V_{GS})$ ,

$$g_{m}V_{GS} = I_{DSS}(1-V_{GS}/V_{p})^{2}.$$
 (20)

Substituting (20) into (18),

$$I_{D} = (V_{DS} + I_{DSS}R_{s}(1 - V_{GS}/V_{p})^{2})/(R_{d} + R_{s} + R_{o})$$
 (21)




Figure 13. Manually Tested SOURCE FOLLOWER Characteristics.





Figure 14. Derived I-V Characteristics Using the Proposed MESFET DC Model.



Equation (21) is a function of  $V_{\rm DS}$  and  $V_{\rm GS}$  and is applicable only in the saturated express region of Figure 13. Curves obtained for  $I_{\rm D}$  vs.  $V_{\rm DS}$  with  $V_{\rm GS}$  as a parameter using the parameters from Toble XVII relapplied to (21) are also shown in Figure 14. The linear region of the curves (at a given  $V_{\rm GS}$ ) is determined from

$$R_{o} = \Delta V_{DS} / \Delta I_{D}$$
 (22)

It can be seen in Figures 14 and 15 that the calculated model data in comparison to the measured data differ by as much as 0.4mA in the saturated current region. Further observation of the figures as well as reference to Table XVII, Appendix K, indicate an approximate correlation of the model to the actual measured characteristics of Figure 12.

Dual Gate Characteristics

By referring to Figure 2(a), it can be seen that the NAND/ NOR circuit under study includes both single and dual gate MESFETs. The dual gate MESFET is identical to the single gate MESFET except that it has two gate electrodes between the source and drain contacts with both gates modulating the drain current. The dual gate is capable of switching 15-25% less current at  $V_{\rm GS}=0.0{\rm v}$  than the single gate when the gate potentials are maintained at levels typical for logic circuit operation (Ref 4:6). The advantages of the dual gate over the single gate MESFET are (1) increased functional capability due to the presence of two independent control gates, such as gain control and signal mixing, and (2)

reduced feedback resulting in an improvement in power gain and stability (Ref 20:580).

The Dual Gate Model. The dual gate device can be visualized as two separate single gate MESFETs connected in cascade as shown in Figure 16 (Ref 8:462). The output current of MESFET1, flows directly into the channel of MESFET2. If the potential between the two gates,  ${\rm V_{DS}}_1$ , is greater than the threshold voltage for current saturation,  ${\rm V_{DS}}_{\rm (SAT)}$ , then MESFET1 acts as an ideal current source. The gate bias,  ${\rm V_{GS}}_2$ , applied at the second gate, controls the drain voltage  ${\rm V_{DS}}_1$  of the first transistor. To allow MESFET2 to carry the DC current from MESFET1,  ${\rm V_{DS}}_1$  adjusts to establish the proper gate-to-source bias  ${\rm V_{GS}}_2$ - ${\rm V_{DS}}_1$ . No DC current flows into the second gate as long as  ${\rm V_{GS}}_2$  (positive) remains about 0.5v below the drain voltage and the first gate bias is less than or equal to zero  $({\rm V_{GS}}, \leq 0)$ .

In a paper by Furutsuka (Ref 20:580), the operation and characteristics of the dual gate MESFET were treated by combining the analyzed characteristics of two single gate MESFETs operated under the same drain current. His study also included high-frequency noise behavior analyzed on the basis of Statz's model (Ref 29:559). Statz's model is an equivalent circuit model for the MESFET and includes the noisy parasitic elements inherent in the MESFET. Statz's model is basically similar to Liechti's (Ref 6:289) except with the addition of noise generators. Using Statz's model, Furutsuka




Figure 16. Dual-Gate MESFET Modeled as Two Single-Gate MESFET's Connected in Cascade (Ref 8:461).




Figure 17. Modified Dual-Gate MESFET Model (Ref 8:462).

calculated the drain current  $I_D$  and the channel lengths of the carrier velocity unsaturated and saturated regions of both MESFETs of the dual gate as a function of the gate bias  $V_{GS_1}$  and  $V_{GS_2}$ . They were also calculated as a function of the gate bias  $V_{GS_1}$  and  $V_{GS_2}$ , and  $V_{DS}$ . These characteristics were obtained by adjusting  $I_D$  to be the same through MESFET1 and MESFET2 with the voltage drops across the two MESFETTS and the source and drain resistances summed to equal  $V_{GS_1}$ .

An equivalent circuit of the dual gate MESFET, never of by Furutsuka (Ref 20:581), is a combination of two single cate MESFET models developed by Statz (Ref 29:559) complete with parasitic elements and noise generators. Since the DC parameters of the dual gate MESFET are of primary importance in this study, the parasitic elements and noise generators. Since the DC parameters of the dual gate MESFET are of primary importance in this study, the parasitic elements and noise generators are shown removed, for the parasitic elements of the single gate MESFET, in Figure 17.

# Summary

In this chapter, single and dual gate models were proposed and studied. A search of the available literature was conducted to study the single and dual gate models. The single gate model was correlated with actual measured characteristics. Procedures developed to test the devices of Figure 1(a) will be presented in Chapter IV.

## IV. AUTOMATED DC PARAMETER TESTING PROCEDURE DEVELOPMENT

In the automated testing of the devices in Figures 1 and 2, several fundamental considerations had to be established before developing the automated test program. Additionally, it was necessary to understand the test language and how it could be used to test devices that had never before been tested on this system. It was also required that an ability to validate the test results be available.

The purpose of this chapter is to present the conditions and requirements established prior to testing and the approach and techniques (basic testing and programming) used in the attempt to validate results obtained through automated testing. Experimental results will be presented and compared to actual results in an attempt to validate the developed programs. Problems experienced in the testing will be presented as well as the attempted approach to resolving them.

#### Test Considerations

Before attempting to automatically test the circuit in Figure 1, facility with the Singer tester's Elucidate software was required. A 4-bit accumulator fabricated at AFWAL/AADE was tested on the Singer as an exercise in obtaining an overall understanding of the Elucidate software as well as the system's hardware. Conclusions drawn from this exercise are presented in Appendix J. The conclusions obtained from this testing effort were used to determine the capabilities and limitations of the system. In addition, an understanding of the methods used to test the devices in Figures 1 and 2 manually was

required before any automated testing was conducted. This is documented in Appendix A. Conclusions drawn from this section were used to develop programs to automate the manual process.

In order to automatically test devices at the wafer level, it was necessary to develop a means to interface the Singer with the devices on the wafer. A special probe card was developed to provide the necessary interface capability.

Further discussion on the probe card is found in Appendix G.

Test and Programming Techniques

The DC parameters for the various devices within the GaAs gate circuit which required testing are shown in Tables III and IV. These basic parameters are characteristic of any equivalent FET, diode or resistor in discrete form.

An organizational flowchart of the proposed program to test the devices is shown in Figure 18. A top-down approach was stressed in order to reduce overall complexity and redundancy. The design of the overall program was to emphasize a well organized approach to test the devices. Accordingly, the program was organized in device by device sections. The DC parameters of each of the devices on a chip were to be tested separately before the next chip was placed under the probe card for continued automated testing. The details of the Singer system which influence the execution of this scheme are discussed in Appendix B. In addition, further details and procedures to automate the chip by chip testing of the NAND/NOR circuit are included in Appendix H.

Table III

Basic DC Parameters to be Tested For Each MESFET In Figure 1.

		MESFET	T DEVICES		
DC PARAMETERS	SOURCE CURRENT FOLLOWER(SF)	CURRENT SOURCE(CS)	ACTIVE LOAD(AL)	SINGLE GATE(SG)	DUAL GATE(DG)
VDS at VGS = 0 (Volts)	*	*	*	*	*
IDSS(mA)	*	*	*	*	*
LINEAR ON-RESISTANCE (RO) (Ohms)	*	*	*	*	*
SATURATION RESISTANCE(RS)(Ohms)	*	*	*	*	*
PINCH-OFF VOLTAGE(VP)(Volts)	*	*		*	*
TRANSCONDUCTANCE (GM) (M1111mhos)	*	*		*	*
BREAKDOWN VOLTAGE(VB)(Volts)	*	*	*	*	*

Table IV

Basic DC Parameters to be Tested for Schottky Diodes and Resistors in Figure 1.

	DE	DEVICE	
DC PARAMETERS	SCHOTTKY DIODES	TEST RESISTOR	PROBE RESISTOR
	;		
FORWARD THRESHOLD VOLTAGE(VF)	*		
	×		
	ĸ		
(SOTOA)			
OHMIC RESISTANCE (OHMS)		*	*




Figure 18. MESFET Program Organizational Flowchart.

Computational and comparison subroutines, RO, RS, LIMITS, VP, GM, and BV were included as such since they are common to all of the devices to be tested. Routines IDSS and VDS (not shown in Figures 18) were included in each device section. They require simple measurements and do not require as many lines of code as did the other DC parameters. To avoid confusion, physical parameters will henceforth be referred to by their variable names in the test software, e.g., IDSS instead of IDSS.

System Preparation

Prior to implementing the DC parameter measurement program, MESFET, matrix pin numbers and power supplies had to be determined. A map of the pin numbers for each device in Figures 1 and 2 was determined during construction of the probe card. The probe card was used to interface the matrix system of the Singer tester with the devices at the wafer level. The pin assignments for each device are shown in Table XII, Appendix G, with Figure 1 drawn again with pin number assignments in Figure 19. The available power supplies to choose from are described in Appendix B. VS1, VS2, and VS5 were chosen due to their characteristics and availability. The VS1 and VS2 power supplies were chosen to apply VGS voltages. VS5 was chosen for its capability to measure currents after it was connected to a device. VS5 was set to a particular VDS and was then capable of measuring currents when the READ VS5 command was executed. A further discussion of the Elucidate software is found in Appendix C.




Figure 19. NAND/NOR Circuit Schematic with Matrix Pin Assignments.

## MESFET Program Layout

In the following sections, the device sections and subroutines are explained in the following sequence:

- 1. Parameters to be tested.
- 2. Calculations and comparisons involved (subroutines only).
- 3. Algorithm (Device and VP only).
- 4. Flowchart.

The order of presentation will be similar to the order in the organizational flowchart, Figure 18.

Source Follower (SF) DC Parameter Measurement. According to Table III, the DC parameters to be tested for the Source Follower (SF) were VDS, IDSS, RO, RS, VP, GM, and BV. In order to measure IDSS, VP, and BV, it was necessary to initialize VDS so that the device was operating in the saturation region. From observation of the SF I-V curves in Figure 51, Appendix A, obtained through manual testing, VDS was set at 5.0V. This initial voltage setting was used throughout the automated testing program for measuring IDSS, and later VP.

An algorithm used to describe the testing of SF will now be described:

1. Condition Singer test system (See Appendix B) for testing using VS5=VDS, VGS=0, and the following pin confections.

PIN 47 = DRAIN

PIN 46 = GATE

PIN 45 = SOURCE

At VGS = 0, the gate is shorted to GND.

2. CONNECT the voltmeter between drain and source.




Figure 20. SOURCE FOLLOWER (SF) DC Parameter Measurement Flowchart.

- 3. SET VS5 at 5.0V at a clamp of 20.0mA.
- 4. READ the voltmeter and RPINT reading: VDS at 5.0V.
- 5. READ VS5: IDSS at VDS = 5.0V.
- 6. Equate IDSS to variables for use later in the LIMITS subroutine.
- 7. PRINT IDSS.
- 8. Call RO and RS subroutine.
- 9. Call LIMITS subroutine.
- 10. Remove GND from gate (Pin 46) and the voltmeter from the drain (Pin 47).
- 11. CONNECT VS1 and the voltmeter to the gate.
- 12. Call PINCH-OFF VOLTAGE (VP) subroutine.
- 13. RESET and condition system.
- 14. Call TRANSCONDUCTANCE (GM) Subroutine.
- 15. Remove VS1 and voltmeter from gate.
- 16. GND gate and CONNECT voltemter at drain to measure BREAKDOWN VOLTAGE (BV) subroutine.
- 17. Call BV subroutine.
- 18. End SF DC parameter measurement.

A flowchart for the Source Follower DC parameter measurement is shown in Figure 20.

CURRENT SOURCE (CS) DC Parameter Measurements. The DC parameters, algorithm and flowchart (Figure 21) for the Current Source DC parameter measurement are the same as for the Source Follower except for the different pin connections.




Figure 21. CURRENT SOURCE (CS) DC Parameter Measurement Flowchart.

The pin connections for the current source are the following:

PIN 43 = DRAIN

PIN 41 = GATE

PIN 42 = SOURCE

To condition the test system for testing the CURRENT SOURCE, the following commands must be used:

RESET

ENABLE VS1; VS5

CLOSE GND; VS1; VS5

CON GND 42;41;VS5 43

## ACTIVE LOAD (AL)

DC parameter Measurement. As shown in Table III, the DC parameters to be tested for the ACTIVE LOAD were VDS, IDSS, RO,RS, and BV. VDS was initialized at 5.0V so that the device was operating in the saturation region in order to measure IDSS. The gate and source of the Active Load are physically connected within the circuit.

An algorithm used to describe the testing of the ACTIVE LCAD will now be described.

1. Condition Singer system for testing using the following pin connections:

PIN 33 = DRAIN

PIN 44 = SOURCE

RESET

ENABLE VS5

CLOSE GND; VS5

CON GND 44; VS5 33




Figure 22. ACTIVE LOAD (AL) DC Parameter Measurement Flowchart.

- 2. CONNECT the voltmeter between drain and source.
- 3. SET VS5 at 5.0V at a clamp of 20.0MA.
- 4. READ the voltmeter and print reading: VDS at 5.0V
- 5. READ VS5 and print reading: IDSS
- 6. Call RO and RS subroutine
- 7. Call BV subroutine
- 8. End Active Load DC parameter measurement
  The flowchart for the Active Load DC parameter measurement
  is shown in Figure 22.

LINEAR ON-RESISTANCE (RO) and SATURATION RESISTANCE (RS)

Measurement Subroutine. The parameter to be tested in this

subroutine are the linear on-resistance (RO) and the saturation

resistance (RS) of the MESFET channel at VGS = 0. The calculation

involved in the subroutine are:

$$RO = \frac{VDS2 - VDS1}{TD2 - TD1}, VDS2 = 2.0V, VDS1 = 1.0V$$
 (23)

RS = 
$$\frac{\text{VDS2-VDS1}}{\text{TD2-TD1}}$$
, VDS2=7.0V, VDS1=4.0V (24)

where ID1, 2 are drain currents measured at VDS1,2.

The voltage settings used in measuring RO place the MESFET in the linear region of the I-V curve, whereas the settings used in measuring RS place the MESFET in the saturation region. Figure 23 graphically depicts the points to be measured. No comparisons are made in this subroutine-only straightforward calculations are involved. The flowchart for the RO and RS subroutine is shown in Figure 24. Prior to entering the subroutine, the gate must be shorted to the source, VS5 connected to the drain, and the source grounded.




Figure 23. Graphical Method Implemented on the Singer to Determine RO, RS, and VP.




Figure 24. LINEAR ON-RESISTANCE (RO) and SATURATION RESISTANCE (RS) Measurement Subroutine Flowchart.

LIMITS Subroutine. The LIMITS subroutine was necessary in order to provide a current limit for the VP subroutine to use as a method to determine whether VP could be reached or not. In order to discuss the LIMITS subroutine, it is necessary to present the underlying rationale for its need. In the FET theory presented in Chapter II, it was pointed out that an accepted method to determine VP is to obtain ID = 1% of IDSS. The VGS voltage obtained at this ID is considered to be the pinch-off voltage, VP. In conceptualizing the method to obtain VP using the Singer tester, it was assumed that the possibility exists that a value of VP may never be reached which yields ID = 1% of IDSS, i.e., the channel may fail to pinch off due to shunt leakage or other effects. Using the 1% of IDSS method is a simple way to determine VP using a curve tracer photographs. However, the method is not a very practical one to determine VP when that value may be unknown when testing a quantity of MESFETs with no curve tracer photograph available to observe each time a test is made. Using a curve tracer each time a test was made would defeat the purpose of automated testing. Additionally, a curve tracer and the Singer tester could not be connected at the same time. Therefore, another method was considered (and eventually implemented) to determine VP.

The method used to determine VP was to expand the 1% of IDSS method to a limit. If VGS was stepped from 0.0V onward with ID measured at each step of VGS, and if ID fell within the prescribed limit, VP would have been reached. An original limit of  $(0.50\% \text{ of IDSS}) \leq \text{ID} \leq (1.5\% \text{ of IDSS})$  was used, however, this was later expanded due to the decreased accuracy of the Singer caused by a problem with the current measuring equipment. This problem and a simple approach to resolve it will be presented in the results section of this chapter. The limit technique and results will also be presented then.

Another limit used to determine whether VP could be reached or not was that of a maximum allowable VGS. This value of VGS would be determined by obtaining values of VP from testing several MESFETs. A typical value of VP obtained through manually testing MESFET devices was -10.0V. This value is obviously higher than the typical -2.5V for VP obtained in Leichti's work (Ref 4:4). The VGS limit, however, can be easily changed in the MESFET program to accommodate any limit.

The approach taken in developing the very simple LIMITS subroutine was to obtain the value of IDSS measured in each device section, multiply IDSS by lower and upper limit percentages and print the limits. In addition, the voltage limits were set up as comments only and used in the VP subroutine to be discussed later. The LIMITS flowchart is shown in Figure 25. The variables ZQ (upper limit), and ZR (lower limit), were set equal to IDSS in the device section before the LIMITS subroutine was entered.




Figure 25. LIMITS Subroutine Flowchart.

Pinch-Off Voltage (VP) Subroutine. The pinch-off voltage (VP) subroutine was the most difficult to develop. Whereas the RO, RS, LIMITS, and GM subroutines involved calculations, VP involved a series of comparisons to reach a value of pinch-off. The VP subroutine can be found in Figure 26.

The objective of the VP subroutine was to determine the pinch-off voltage of the MESFET using the current limit set up in the LIMITS subroutine. The discussion of the LIMITS subroutine pointed out that the ID=1% of IDSS rule for VP may not work since the Singer may not measure ID accurately at that value. VGS would then continue stepping beyond that value of ID. Therefore, it became necessary to set up a limit.

Referring to Figure 23, it can be seen that limits of 0.5% and 1.5% of IDSS may be an approach to set up the required limit. With VGS stepped negatively and ID measured each time, ID may eventually reach a value within the required limit if the MESFET ever reaches pinch-off at all. (Obtaining currents at these low values required the high accuracy of the measuring system of the Singer tester). If the MESFET does not pinch-off, a method is required within the VP subroutine to limit the VGS voltage. This limit can be determined by obtaining maximum values of VGS for several devices. The basic idea is to determine if VGS falls within the prescribed VGS limit. If it does, ID at that value of VGS would then be subjected to the current limit. If ID falls within the limit, VP is taken at the appropriate value of VGS. If ID does not fall within the prescribed limit, VGS is then incremented by some small voltage only if VGS falls within the VGS limit. A VGS outside this limit




Figure 26. PINCH-OFF VOLTAGE (VP) Measurement Subroutine Flowchart.

would simply indicate that the device would never pinch-off and the subroutine would return to the main program.

Before entering the VP subroutine, items listed below must be accomplished:

- 1. Determine IDSS.
- 2. Determine limits in LIMITS subroutine.
- 3. Connect VS5 to drain of MESFET.
- 4. Connect VS1 between gate and source of MESFET.
- 5. Determine initial VGS and incremental or step value of VGS.

An algorithm and flowchart (important information only) for the VP subroutine follow:

- 1. Initialize VS1 to an initial value of VGS.
- 2. Measure ID.
- 3. Measure VGS.
- 4. Does VGS fall within a limit of, say, 0.0 and 5.0 volts?
- 5. If so, VP may not have been reached yet-therefore go to 19. If not, VGS exceeds the limit and VP cannot be reached-therefore go to 11.
- 6. Does the measured ID meet the conditions as specified in the LIMITS subroutine?
- 7. If so, VP has been reached-therefore go to 15.
  If not, VP has not been reached yet-therefore continue.
- 8. Print 'VGS=1.
- 9. Print 'LOWER LIMIT < MEASURED ID < UPPER LIMIT'?
- 10. Go to 19: Continue incrementing VGS.
- 11. Print 'VP CANNOT BE REACHED'.

- 12. Print 'VGS='.
- 13. Print 'ID='.
- 14. Go to 18: Return to main program.
- 15. Print 'PINCH-OFF VOLTAGE (VP) = '.
- 16. Print 'PINCH-OFF VOLTAGE (VP) = '.
- 17. Print 'ID = '.
- 18. Return to main program.
- 19. Increment VGS by a small voltage.
- 20. Go to 2 and repeat process until VP can or cannot be determined.

## Transconductance (GM) Subroutine

The TRANSCONDUCTANCE (GM) subroutine determines the basic gain conductance or GM of the MESFET. VDS = 5.0V will place the MESFET in the saturation region with VSl initially set to 0.0V. Prior to entering the subroutine, the system is reset and then further conditioned in each device section. A discussion of the subroutine can be described in the TRANSCONDUCTANCE (GM) flowchart in Figure 28. GM results are found in the results section of this chapter.

The TRANSCONDUCTANCE (GM) will determine GM on the Singer performing the following calculations using Figure 27 as a reference:

$$GM1 = (ID4-ID3)/(VGS4-VGS3)$$
(25)  

$$GM2 = (ID3-ID2)/(VGS3-VGS2)$$
(26)  

$$GM3 = (ID2-ID1)/(VGS2-VGS1)$$
(27)

(28)

GM = (GM1+GM2+GM3)/3.0




Figure 27. Illustration of Points to be used to Determine TRANSCONDUCTANCE (GM) Using the Singer Tester.




Figure 28. TRANSCONDUCTANCE (GM) Measurement Subroutine Flowchart.

BRFAKDOWN VOLTAGE (BV) Subroutine. The BRFAKDOWN VOLTAGE (BV) subroutine was developed to determine the breakdown voltage (BV) of a MESFET at VGS=0.0V. A practical approach (which is highly dependent on the current measuring accuracy of the Singer) is to determine BV based on a major change in the slope in the saturation region. A visual description as shown in Figure 29 will aid in the discussion of the BV subroutine flowchart, as well as an algorithm as shown below.

- a. Connect VS5 and voltmeter across drain and source of MESFET.
- b. Ground gate unless MESFET is the ACTIVE LOAD. BREAK-DOWN VOLTAGE (BV) Algorithm:
- 1. Initialize VS5 = VDS1 at 5.0V; ZV = 0.5; ZF = 2.0
- 2. Measure ID1 (n=1).
- 3. Measure VDS1 = 5.0V.
- 4. Increment VS5 by 1.0V (VS5 = VDS2 = 6.0V)
- 5. Measure ID2 (n=2).
- 6. Measure VDS2.
- 7. Slope(1)=(VDS2-VDS1)/(ID2-ID1)=:Store Slope(1) at n=2.
- 8. Increment VS5 by 1.0V (VS5 = VDS3. = 7.0 V)
- 9. Measure ID3 (n=3).
- 10. Measure VDS3 = 7.0 V
- 12. Is Slope (2) greater than Slope (1) by more than 1000.0? If so, BV = VDS3 = 7.0V. If not, continue
- 13. Increment VS5 by 1.0 V. (VS5 = VDS4 = 8.0 V)

AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OH SCHOO-ETC FLD 2
THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI--ETC(U) AD-A100 762 SEP 80 T L HARPER AFIT/EE/GE/80-7 UNCLASSIFIED NL 2 of 3 AD A 100782 Ħ÷ N. V




Figure 29. Illustration of Method to Determine BREAKDOWN VOLTAGE (BV) at VGS=0.0V on the Singer.




Figure 30. Breakdown Voltage (BV) Measurement Subroutine.




Figure 30. Continued.

- 14. Measure ID4 (n=4).
- 15. Measure VDS4 = 8.0V.
- 16. Slope (3) = (VDS4-VDS3)/(ID4-ID3): Store Slope (3) at n=4.
- 17. Is slope (3) greater than slope (2) by more than 1000.0? If so, BV=VDS4 = 8.0V. If not, continue.
- 18. Increment VS5 by 1.0V (VS5 = VDS5 = 9.0V).
- 19. Measure ID5 (n=5).
- 20. Measure VDS5 = 9.0V).
- 21. Slope (4) = (VDS5-VDS4)/(ID5-ID4): Store Slope (4) at n=5.
- 22. Is Slope (4) greater than Slope (3) by more than 1000.0? If so, BV = VDS5 = 9.0V. If not, continue.
- 23. Increment VS5 by 1.0V (VS5 = VDS6 = 10.0V).
- 24. Measure ID6 (n=6).
- 25. Measure VDS6 = 10.0V.
- 26. Slope (5) = (VDS6-VDS5)/(ID6-ID5): store Slope (6) at n=4.
- 27. Is Slope (5) greater than slope (4) by 1000.0? If so, BV = VDS6 = 10.0V. If not, continue.

It seems, a priori, that the BV subroutine in theory is a valid approach to determine the breakdown voltage of a MESFET on the Singer.

SINGLE GATE and DUAL GATE DC Parameter Measurement. The DC parameters to be tested in the SINGLE GATE and DUAL GATE (Figure 1) device sections are VDS, IDSS, RO, RS, VP, GM, and BV. In order to test the devices separately, one of them must be pinched-off before the other can be tested. At pinch-off device ideally represents an open circuit. Therefore, a VP must be assumed for one of the devices. A simplified algorithm is shown below:

- 1. Assume VP = -3.0V for DUAL GATE.
- 2. Pinch-off SINGLE GATE using VP program.
- 3. Remove 3.0V from DUAL GATE.
- 4. Test DUAL GATE DC parameters.
- 5. Keep DUAL GATE at VP and remove VP from SINGLE GATE.
- 6. Test SINGLE GATE DC Parameters.

In the above algorithm, the DUAL GATE is set at an assumed VP of -3.0V and is considered to be an open circuit as indicated above. VP for the SINGLE GATE is then determined. Pinch-off at an assumed -3.0V is then removed from the DUAL GATE. The DC parameters for the DUAL GATE are then tested. Afterward, the DUAL GATE is kept at VP and then VP is removed from the SINGLE GATE. The SINGLE GATE's DC parameters are then tested (except VP). Figure 31 is the flowchart for the SINGLE GATE and DUAL GATE DC Parameter measurement and is self-explanatory.

The main problem that may be encountered in testing the two gates is that the assumed VP for the DUAL GATE may not be correct. VP may actually be higher or lower than -3.0V. No special provision has been developed to reset VP if a higher value turns out to be needed. It may be necessary to study




Figure 31. SINGLE GATE (A) and DUAL GATE (B and C) DC Parameter Measurement Flowchart.




Figure 31. Continued.




Figure 31. Continued.

several dual gate devices using the curve tracer to obtain an idea of what value of VP is needed.

DIODE DC Parameter Measurement. The DIODE device section was written to measure the forward threshold voltage (VF) and reverse threshold voltage (VR) of the three series Schottky diodes in Figure 19. An understanding of DIODE can be obtained from Figure 32 which illustrates the basic scheme used to determine VF and VR using the Singer. A flowchart for DIODE and the system connections for determining VF and VR are shown in Figure 33. Since DIODE was not actually tested, the currents indicated in Figure 32 are subject to change after required experimentation and analysis with the Singer and a curve tracer are carried out. DIODE will now be explained.

According to DIODE, VF can be obtained by applying VS5 and the voltmeter across the diodes as shown in Figure 34(a). Using conventional diode theory, VF is determined at the point where current I begins to flow after V is increased to some value. Since I and V are variable from circuit to circuit, a method to determine VF using the Singer is necessary. A limit such as  $0.5 \le I \le 1.0$  mA was chosen (subject to change) to determine VF. V is to be increased by some amount until I falls within the set limit. When this occurs, the value of V is taken to be VF. The same method applies to VR except the current limit is  $-1.0 \le I \le 2.0$  mA which is subject to change after experimentation with the Singer and a curve tracer. The curve tracer could be used as way to determine the actual VR or VF in order to validate DIODE.




Figure 32. Illustration of Current Limits to Determine VF and VR on the Singer.




Figure 33. DIODE Flowchart to Test VF and VP on the Singer.




Figure 34. Required Singer Connections to Determine VF and VR. (a)
Forward Threshold Voltage Connection. (b) Reverse Threshold Voltage Connection.




Figure 35. TEST and PROBE RESISTOR Measurement Flowchart.

TEST and PROBE RESISTOR Measurement. A method to test the resistance values of the TEST and PROBE RESISTOR is presented in Figure 35. The Singer tester is capable of directly measuring the resistance of discrete as well as integrated resistors. The implemented program of the flowchart of Figure 35 is presented in the MESFET program, Appendix I.

# Summary

The algorithms and flowcharts presented in this chapter were developed to automatically test the DC parameters of the devices shown in Figure 19. The considerations made prior to the development of the actual MESFET program (Appendix I) were discussed as well as the test and programming techniques used. In the next chapter, results obtained from the automated testing of the DC parameters of Figure 19 as well as the problems encountered will be presented.

# V. DC PARAMETER MEASUREMENT RESULTS AND ANALYSIS

The purpose of this chapter is to present the DC parameter results obtained through automated testing of devices of the NAND/NOR circuit of Figure 17 using the Singer automated tester. The results were obtained through application of the algorithms and flowcharts presented in Chapter IV and then converted to a coded program as shown in Appendix I.

In order to provide a means to verify the validity of the results obtained with the Singer, a Tektronix Model 576 curve tracer oscilloscope was used. The steps used to perform testing are presented in Appendix H. Values of  $I_{\rm D}$ , obtained at  $V_{\rm DS}=5.0{\rm V}$  with  $V_{\rm GS}$  as an input voltage, were extrapolated from the curve tracer photograph. These results will be presented in the form of transfer characteristic curves for comparison with the values of  $I_{\rm D}$  at  $V_{\rm DS}=5.0{\rm V}$  with  $V_{\rm GS}$  as an input voltage using the Singer.

The original strategy in the developmental stage of testing the MESFETs in the MESFET program was to test the devices developed by AFWAL/AADE. However, since an adequate quality of working devices was not available and since experimental testing involved possibly destroying these expensive devices (at the wafer level, constant probing of the devices was necessary) a decision was made to validate the program using another device. The device chosen was a packaged, n-channel, commercial silicon JFET whose DC operating characteristics were similar to those of the MESFET. This device was easier to test (since the JFET was packaged, no probes had to be used), and had the advantage that obtaining pinch-off was assured.

This strategy minimized the necessity of constantly probing and damaging the GaAs chips and reduced the risk that the probes in the probe card might be bent out of alignment during initial program development.

After proving the validity of the MESFET program using the JFET (results are shown in the following section), tests were then conducted using the GaAs MESFET devices at the wafer level. The results obtained using the JFET will now be presented.

# JFET DC Parameter Measurement

The Texas Instruments JFET, type 2N3819, was inserted directly in the performance board (Figure 57) using the same pins as for the SOURCE FOLLOWER. The testing was performed without the inclusion of the ability to automatically step across a wafer using the TAC probe. The Singer system was prepared (Appendix H), a curve tracer photograph of the I-V curves of the JFET obtained, and finally the SOURCE FOLLOWER portion of the MESFET program applied to test the JFET.

The JFET exhibited excellant characteristics as shown in the curve tracer photograph of its I-V family of curves, Figure 30. As can be seen, the JFET exhibited excellant linearity in the ohmic and saturation regions, including the ability to reach pinch-off. The DC parameters of the JFET were also tested on the Singer tester using the MESFET program. The results obtained for both methods are shown in Table V, and Figure 37.

From Table V, it can be seen that ID measurement errors seem to increase as VGS is increased negatively (except at




Figure 36. JFET I-V Characteristics

Table V. JFET DC Parameters

	DEVICE: 2N3	319 JFET	
METHOD			
DC PARAMETER	CURVE TRACER	SINGER	% ERROR
VDS(V) IDSS(mA) RO(Ohms) RS(Ohms) LIMITS VP(V) ID(mA) GM VGS(V) 0.0 -0.5 -1.0	5.0 4.8 900 15,000 VP@1% of IDSS -1.6 0.05 3.07 ID(mA) 4.80 2.40 1.00	4.99 4.56 987 16,042 0.1% < ID < 1.1% -1.38 0.045 3.65 ID (mA) 4.56 2.29 0.75	0.2 5.15 7.9 6.495 16.2 11.1 15.97 % Error 5.15 4.6 45
-1.3 -1.5 -1.6	0.40 0.20 0.05	0.045	788 




Figure 37. JFET Transfer Characteristic.

IDSS). In addition, the VP subroutine determined VP=-1.376V at ID=0.0 45mA. This value of ID is about 0.98% of IDSS, and is still within the indicated limits set up in the LIMITS subroutine. From the curve tracer measurement, VP=-1.6V at ID = 0.05mA which is 1.04% of IDSS. As can be seen, VP was reached at a smaller VGS on the Singer than in the curve tracer data. The VP results for the JFET, however, prove the concept that an approximate value of VP can be obtained using the limit method. With improved accuracy of the system, the actual and experimental values of ID and VP (as well as VGS), will improve in agreement.

The linear and saturation resistances are shown in the table with the indicated percentage error including the transconductance (GM) of the JEET. The techniques used to obtain these parameters were discussed in Chapters II and IV.

As pointed out above for values of ID at each VGS voltage in Table V, ID measurement errors (actual vs. experimental errors) increased as VGS increased negatively. This problem become significant as the channel of the MESFET approached pinch-off. Significant problems were later experienced with the Singer system which deserve attention. These will be presented in the next section and the method to resolve the problems will be pointed out and discussed.

# Singer Tester Problems

The VP subroutine is highly dependent on the current measuring system in the Singer. A calibration program, CALIB (see Appendix H), is available on the Singer and yielded the following results for a current measurement of 1.0 ampere only, using VS5:

Sensitivity Deviation = 0.51%

Zero Offset = 0.13%

Accuracy for this particular supply below 1.0 ampere was not available and could be assumed to be much worse. However, after attempting to calibrate VS4, the possible alternate supply, it was decided not to use it due to the following characteristics at 100mA:

Sensitivity Deviation = 100%

Zero Offset = 22.03%

Sensitivity deviation and zero offset were much much worse at lower values of ID.

The problem in the current measuring capacity was believed to lie in the automatic ranging amplifier within the Singer. In the early development of the MESFET program, power supply VS1 encountered problems. The current ranging circuitry of the supply overloaded and several components were destroyed. The ranging amplifier obtains output from the supply and automatically assures that each current and voltage reading is taken at the highest gain setting to assure the most accurate results (Ref 21). Following the VS1 failure, it was assumed that when a READ command was encountered, more current beyond the specified output current was read, and this in turn reduced the capability of the ranging amplifier to produce accurate measurements. It was felt that the problem could be cured by shipping the amplifier back to the manufacturer for repair, but this could have taken weeks. The decision was made to calibrate VS5 further to provide more accuracy, but this did not seem to be sufficient. The VSI

ranging circuitry was repaired but the accuracy was reduced significantly. The board was then replaced entirely, but this did not solve the current measuring problem.

Throughout the testing of the JFET (and later the MESFET) an attempt was made to develop a method to resolve the accuracy problem. The problem could not be removed immediately and given the urgent need to test MESFET devices, a simple method to introduce error factors into the program was conceived. This method, however, turned out to be very difficult and eventually unpredictable when more than one device was tested. The error factors were determined by obtaining curve tracer photographs of a particular MESFET's I-V curves. Later, the same MESFET was applied to the Singer tester for testing. Values of  $I_{\rm D}$  at a value of VGS (in 0.1V steps) were obtained with VDS=0.5V. The same values of VGS (at VDS = 5.0V) were observed on the photograph and the value of ID at that VGS was recorded. The error factor was obtained by the following:

ERROR FACTOR = Actual ID/Experimental ID (29)

An example and further discussion is presented in Appendix L.

NAND/NOR Gate DC Parameter Measurement

The remainder of this chapter will be devoted to the presentation of results obtained from the testing of the GaAs MESFET circuits of Figure 19. It is recognized that the data are corrupted by the current measurement inaccuracy of the Singer system. The devices tested were the SOURCE FOLLOWER, CURRENT SOURCE, and ACTIVE LOAD. The DC parameter, BV, was not tested due to the accuracy of the equipment. The SINGLE GATE, DUAL GATE, and

DIODE devices also were not tested on the Singer due to this problem. The TEST and PROBE RESISTORS were not tested, but could be easily tested using the simple program presented in Chapter IV.

An attempt will be made to demonstrate that the MESFET program is theoretically sound. This demonstration was attempted in the JFET test, and it was hoped that, given the equipment problem, tests of the MESFET devices would also be successful. The most important and sophisticated parameter to measure was the pinch-off voltage of a device. An attempt was made to reach this point despite the current measuring error of the Singer. With the equipment problem unresolved, TD measurements made at each VGS step must be in error and in turn VF will obviously be in error. A statistical analysis of DC parameter data obtained from the tests will not be presented since the validity of the numerical results is questionable.

SOURCE FOLLOWER DC Parameter Measurements. Several SOURCE FOLLOWERs were tested using the curve tracer prior to testing them on the Singer. Testing the devices on the curve tracer first provided the opportunity to determine which devices would be favorable to test on the Singer. SOURCE FOLLOWERS that exhibited somewhat linear characteristics in both the saturation and ohmic regions as well as those that achieved pinch-off were selected for further Singer testing. The primary objective in the MESFET program development was to simply obtain a device that exhibited a favorable I-V curve and test it further on the Singer. Many devices' I-V curves indicated that they would never reach pinch-

off or would reach breakdown prematurely. These devices were not aggressively sought after since the VP was the most important (and difficult) parameter to obtain on the Singer.

As can be seen in Table VI, VF = -3.5V at 0.4mA was obtained using the curve tracer whereas VP could not be reached using the Singer. The indicated limit set to reach the value of VP = -3.0V at ID = 1.46787 mA demonstrates theinaccuracy of the system. It can be seen that the ID obtained is actually 10.93% of IDSS. The proper VP would have never been reached using the limit of 0.5% < ID < 1.5%, It is important that the same limit to test VP for every MESFET is used. If not, the purpose of testing many devices automatically would be defeated since a standard limit must be used. With the Singer's inaccuracy, it was impractical to attempt to define standard limits to obtain VP. Limits of as much as  $0.5\% \leq$  ID  $\leq 10.0\%$  were used to test the SOURCE FOLLOWERS (as well as other MESFETs). ID reached the limit eventually, but the wrong value of VP was obtained. A limit such as the one used above is very inaccurate whereas a limit such as  $0.5 \le 1D \le 1.5\%$ increases the accuracy of VP. An ID of 0.4mA (2.5% of IDSS) for VP = -3.5V was obtained using the curve tracer which was 2.5% of IDSS. It seems at this point that even if the Singer were functioning properly, standard limits would not be practical. VP(Figure 38) was achieved using the curve tracer regardless of the theoretical 1% of IDSS rule. It also seems now that this problem could be in the accuracy of the curve tracer or the device itself. The problem demonstrates that a standard limit for




Figure 38. SOURCE FOLLOWER 'A' I-V Characteristics.

Table VI. SOURCE FOLLOWER 'A' DC PARAMETERS

	DEVICE: SOURCE FOL	LOWER	
METHOD			
DC PARAMETER	CURVE TRACER	SINGER	% ERRCR
VDS(V) IDSS(mA) RO(Ohms) RS(Ohms) LIMITS VP(V) ID(mA) GM(millimho) VGS(V)	5.0 16.0 167.0 7500.0 VP@ 2.5% OF IDSS -3.5 0.4 6.0 ID(mA)	4.99 16.18 140.0 7375.0 0.5% <id<1.5% -3.0 1.69 5.70</id<1.5% 	0.2 1.088 19.28 1.69  16.7 76.3 5.2
0.0 -0.5 -1.0 -1.5 -2.0 -2.5 -3.0	16.0 12.6 9.6 7.0 4.4 2.0 0.8 0.5	16.18 12.87 9.88 7.26 4.95 3.01 1.68	1.088 1.6 2.82 3.71 11.17 50.5 52.6




Figure 39. SOURCE FOLLOWER 'A' Transfer Characteristic.




Figure 40. SOURCE FOLLOWER 'B' I-V Characteristics.

Table VII. SOURCE FOLLOWER 'B' DC PARAMETERS

DEVICE: SOURCE FOLLOWER'B'				
	METHOD			
DC PARAMETER	CURVE TRACER	SINGER	% ERROR	
VDS(V) IDSS(mA) RO(ohms) RS(ohms) LIMITS VP(V) ID(mA) GM(millimhos) VGS(V) 0.0 -0.5 -1.0 -1.5 -2.0 -2.5 -3.0 -3.5	5.0 8.8 192.3 15,000 VP@ 2.27% of IDSS -3.5 0.2 3.47 ID(mA) 9.0 7.2 5.4 3.8 2.2 1.0 0.4 0.2	4.99 9.66 215.8 14,000 0.53 < ID < 1.5%  3.12 ID (mA) 9.66 7.70 6.44 4.61 3.27 2.16 1.50 1.29	0.2 8.9 10.88 29.0  11.2 4 ERECR 6.58 16.15 17.7 32.75 53.75 73.40 84.57	




Figure 41. SOURCE FOLLOWER 'B' Transfer Characteristic.

determining VP would be difficult to obtain on the Singer with accuracy in current measurement and even more so without the accuracy.

Other parameters depicting SOURCH POLLOWER 'A' can be seen in the table. Figure 39 depicts VGC versus ID. The figure indicates that the Singer shows some accuracy at high currents, but is low at low currents toward pinch-off. A percentage error in the table indicates the accuracy problem as ID is decreased.

SOURCE FOLLOWER 'B' results are shown in Table VII and in Figures 40 and 41. The limit was set at 0.55 ID 1.55 for the Singer. Id never reached within the set limit and therefore VP was not obtained. The program simply bypassed the expected VP. The value of ID at VGS = -3.5V is 1.29610mA at 13.4% of IDSS. This indicates that the standard limit would not apply with the Singer's accuracy. Figure 41 depicts VGS versus ID with the percentage error indicated in Table VII including other measured parameters.

### CURRENT SOURCE DC Parameter Measurement

A CURRENT SOURCE was tested using the Singer tester with the results shown in Table VIII. The I-V characteristics of the MESFET as measured on the curve tracer are shown in Figure 42.

As can be seen in the table, the percentage error varies somewhat and does not show consistency as ID decreases. A graphical representation can be seen in the transfer characteristics of the CURRENT SOURCE as shown in Figure 44.




Figure 42. Current Source I-V Characteristics.

Table VIII. CURRENT SOURCE DC Parameters.

<del></del>			
DE	VICE: CURRENT SOU	RCE	
	MET	HOD	
DC PARAMETER	CURVE TRACER	SINGER	SERROR.
VDS(V) IDSS(mA) RO(ohms) RS(ohms) VP(V) ID(mA) GM(millimhos) Limits	5.0 11.6 166 7500 3.0 0.6 3.7 VP@ 3.9% of IDSS	4.99 14.29 182 4525  4.451 0.5%	0.2 18.2 9.6 39.7
VGS(V)	ID(mA)	ID(mA)	%ERROR
-0.0 -0.5 -1.0 -1.5 -2.0 -2.5 -3.0	11.6 9.0 7.0 5.0 3.0 1.6 0.6	14.29 11.4 8.80 6.38 4.27 1.62	21.0 20.45 21.6 29.7 1.20 56.5




Figure 43. CURRENT SOURCE Transfer Characteristic.

# ACTIVE LOAD DC Parameter Measurement

An ACTIVE LOAD was tested with the results shown in Table IX. The I-V characteristics of the MESFET as measured on the curve tracer are shown in Figure 44. Since the source of the ACTIVE LOAD is shorted to its gate, VP nor GM can be tested.

# Summary

In this chapter results obtained through the automated testing of the MESFETs of Figure 19 were compared to those measurement results using a curve tracer. The results from testing the devices were not as successful as expected due to the current measuring inaccuracy of the Singer. As a result of this problem, it was felt that continued testing of the SINGLE GATE, DUAL GATE, and DIODE programs as well as the BREAKDOWN VOLTAGE subroutine would not yield significant results. The TEST and PROBE RESISTORS were not tested, but should not be difficult to test if the program presented in Chapter IV is used. It is hoped that with the Singer tester's accuracy problem removed, better results will be obtained.

Chapter VI will now be devoted to discussing the capabilities and limitations of the Singer tester. A simple system design to provide the Singer with a dynamic testing capability is also presented.




Figure 44. ACTIVE LOAD I-V Characteristics.

Table IX. ACTIVE LOAD DC Parameters

DEVICE: ACTIVE LOAD			
	METHOD		
DC FARAMETER	CURVE TRACER	SINGER	5 ERROR
VDS(V) IDSS(mA) RO(ohms) RS(ohms)	5.0 17.0 156 7500	4.99 20.0 172 4500	0.2 15.0 9.3 40.0

# VI. CAPABILITIES AND LIMITATIONS OF THE SINGER TESTER

In the previous two chapters, procedures to test the DC parameters of an JFET and MESFET using the Singer tester were developed and measurements obtained for most of these parameters. An attempt was made to prove that the Singer was capable of testing the static DC parameters of a JFET and MESFET. This capability had never been proven before. The results obtained were not spectular since the Singer encountered measurement accuracy problems. With an improved measurement accuracy, a better idea of the Singer's capability in the area of JFET/ MESFET DC parameter testing will be obtained.

The purpose of this chapter is to study the capabilities and limitations of the Singer tester. These will be determined by information published in the Singer manual (Ref 21), tests conducted to study the voltage output characteristics of the Singer and the principle results of the testing of the MESFET (Chapter V) and the4-bit accumulator (Appendix J). Published Specifications of the Singer Tester

According to the preliminary draft written by Singer for the tester (Ref 21), the system is capable of performing full DC parametric testing, data plotting, data logging, and data analysis on semiconductor circuits (integrated and discrete) as well as resistors (integrated and discrete). These tests can be performed at the wafer level using the TAC Automatic Probe Unit (See Appendices C and G) or at the packaged circuit level. Fackaged circuits can be directly inserted in the system's performance board. Singer developed the tester for the initial purpose

of testing transistors, integrated circuits and resistors.

The Singer tester has the capability to perform DC measurements on the devices indicated below.

<u>Bipolar Transistors.</u> The following DC parameters can be measured on the Singer:

- A.  $H_{FE}$ (small-signal current gain) as a function of  $I_B$  (typical  $I_B$  = 100 $\mu$ A to 100mA).
- B.  $H_{FE}$  as a function of  $I_c$  (typical  $I_c = 100\mu\text{A}$  to 100mA).
- C.  $V_{\rm BE}$  as a function of  $I_{\rm E}$  (typical  $I_{\rm E}$  = 10 $\mu A$  to 10mA).
- D. BV<sub>EBO</sub> (typical 0 to 10V, 0 to 1mA, with independently adjustable voltage and current limits).
- E. BV<sub>CBO</sub> (typical 0 to 100V, 0 to lmA, with independently adjustable voltage and current limits).
- F.  $BV_{CEO}$  (typical 0 to 32V, 0 to 1mA, with independently adjustable voltage and current limits).
- G.  $BV_{CES}$  (typical 0 to 32V, 0 to lmA, with independently adjustable voltage and current limits).
- H.  $BV_{DS}$  (typical 0 to 100V, 0 to lmA, with independently adjustable voltage and current limits).
- I.  $V_{CS(sat)}$  as a function of  $I_c$  (100 $\mu$ A to 100mA).
- J. I  $_{\rm CBO}$  as a function of  $V_{\rm CBO}$  (typical 100  $\mu\Lambda$  from 0 to 12V).
- K.  $I_{CS}$  as a function of  $V_{CS}$  (Typical 100pA from 0 to 32V).
- L.  $I_{EBO}$  as a function of  $V_{EBO}$  (typical 100pA from 0 to 6V). Integrated Circuits. The following DC parameters for medium-scale integrated circuits can be measured on the Singer:
  - A. Input leakage currents.
  - B. Input level voltages.

- C. Input threshold welthres.
- D. Output level voltages.
- E. Output famouts.
- F. Total device supply surrent.
- G. Supply and bias voltages.
- H. Supply voltage variation constituting.

# Integrated (and Discrete) Peristons. The following characteristics can be determined on the Singer:

- A. Absolute value of resistance (typical 10 ohms to 190k ohms).
- B. Ratio between any two resistors.

For further information concerning specifications and characteristics of the Singer tester, See Appendix B.

# Singer Voltage Output Characteristics and High Speed Testing Capability

Tests were conducted to determine the voltage output characteristics of the Singer tester. Of primary interest in the study of these characteristics is the frequency at which the Singer power supplies can be turned on and off which results in the formation of square waves. To form these square waves requires the development of a simple program to switch a supply on and off in an infinite loop. A program to obtain the output of Figure 45 is as follows.

- 100: Program A
- 110 ENABLE VS5
- 120 CLOSE GND; VS5
- 130 CON GND 40; V35 42
- 140 SET VS5 0.0V, 20.0mA




Figure 45. Frogram 'A' Voltage Output Characteristics.




Figure 46. Program 'B' Voltage Output Characteristies.

150 SET VS5 5,0V, 20,0mA

160 SET VS5 0,0V, 20.0mA

170 GOTO 140

180 END

The program is designed to switch the VS5 power supply from 0.0V to 5.0V, back to 0.0V and then repeat the process until the programmer depresses the 'BREAK' switch on the TI Silent 700. According to Figure 45, the period of the square wave is approximately 17 mS for a frequency of 58 Hz. The output voltage square waves were obtained by connecting an oscilloscope across a 1000 ohm resistor which is in turn connected to pins 40 and 42. The amplitude of the square wave signals is 5V. The width of each square wave is approximately 9ms.

Figure 46 depicts the output of VS5 when the following program is used:

100: Program 'B'

110 ENABLE VS5

120 CLOSE GND

130 CLOSE VS5

140 CON VS5 42

150 CON VS5 42

160 SET VS5 5.0V, 20.0mA

170 DIS GND 42

180 DIS VS5 40

190 GOTO 140

200 END

The oscilloscope was connected as before. As can be seen the period of each square wave is approximately 16m8 at a frequency of 62.5 Hz, and an amplitude of 5.0V.

It is very obvious that the Singer is not capable of any form of high speed testing. To test MESFETs at the wafer level dynamically would require a signal source of 3 to 6GHz. The Singer's dynamic capability is therefore practically nonexistent.

The Singer depends directly on: the data transfer rate (direct memory access (DMA) at 275,000 words per second (Ref 23) within the Varian computer, delay over the bus between the Varian and the power supplies, and the slew rate (approximately 1 V/mS (Ref 21)) of each power supply. Additionally delay exists in commanding the matrix system to switch to the desired pins. Taking all of this into account indicates that in order to perform any type of automated high speed testing would require the use of an external signal source. Such a source would be connected to the Singer via the external instrument patch panel. The source could then be brought under computer control through required programming. The source would simply be switched on externally. A CON (CONNECT) command such as


### CON EXT A 42

would simply connect the source at 'EXT A' on the patch panel to pin 42.

Due to the extremely small wavelengths at 3-5 GHz needed to dynamically test the NAND/NOR circuit of Figure 19 (unpackaged), a test fixture other than the one (probe card and TAC probe controller) used for DC parametric testing on the Singer

them and the system performance beard of the finger would considerable delay and, of source, underivable entrainly introduce considerable delay and, of source, underivable entrained tance and inductance. In order to perform restanced dynamic testing using the Singer would require a test fixture using coplanar 50 ohm transmission lines (Ref 4:35). Using this type of test fixture would require that each chip be tested separately within the fixture. This means that each chip to be tested must be diced from the wafer. Some means of measuring the output signals of the NAND/NOR circuit and recording their characteristics would be needed. Additional equipment would be needed in order to perform dynamic testing using the Singer. Figure 47 shows a simple block diagram of a proposed dynamic testing system.

Referring to Figure 47, it can be seen that via the instrument board, the Varian controls the matrix system and two tri-state buffers. As shown an appropriate signal source (for frequencies up to at least 5 GHz) is connected to the external patch panel. The output frequency of the signal source should be preset. By program control such as a CON EXT A 42 (if the signal source is connected to EXTERNAL PORT A) command, the signal source will be connected to pin 42 of the matrix system. The A input (V<sub>GS</sub>) of the single gate of Figure 1(a) can be connected to pin 42 via an appropriate transmission line. The output of the single gate could then be applied (with an appropriate transmission line) to a measuring instrument. The instrument will measure the output voltage of the MESFET. The Varian, via the instrument control board would signal the tri-state buffer to output the measured voltage (the voltage should be A/D converted at the



measuring instrument) to the matrix system. The voltage would then be transferred to the line printer or teletype upon reaching a print command. As for the magnetic tape, the voltage would be transferred to it upon the execution of a STORE Command.

It should be mentioned that the Varian may not be able to handle the rate of data obtained through the high-speed dynamic testing of GaAs MESPETs. It would therefore be necessary to add a storage buffer between the tri-state fubber and the measuring instrument.

The previous discussion of Figure 47 has been kept simple due to the many variables involved. In order to test all of the MESFETs of Figure 1(a), the text fixture must be built to provide inputs and outputs for each MESFET. The transmission lines and matrix system will certainly attenuate and delay the input signals, requiring corrections to be taken into account.

The simple design of Figure 47 is a proposed method to incorporate dynamic testing into the Singer tester. The design may be incomplete, of course, but serves as a basis for future development (beyond this thesis). It is certain that changes to the system design will be necessary.

One problem that exists with this system is the fact that a test fixture must be developed for each chip to be tested. With this situation, it seems that the goal of automatically testing a MESFET dynamically and recording the data in an efficient manner may be defeated. This is due to the fact that the Singer's primary interface for testing devices at the chip or wafer level is via a probing system such as the one used to test the DC parameters of the MESFET. Additionally, the Singer is designed to test many chips on a wafer, but to

dynamically test a MESFET chip, as mentioned before, requires that each chip be tested separately. However, with the system design of Figure 47 (or a modification thereof), the capability would exist to record the dynamic test data via magnetic tape as can be done with static data. The modified Singer test system would therefore provide the capability to record data efficiently for one chip at a time. The Singer would also provide an integrated or unified capability for testing both DC and dynamic parameters.

Figure 47 indicates that output voltage measurements only can be made. With reasonable effort, a frequency measurement capability to determine propagation delay could also be designed and implemented.

# Limitations of the Singer

As determined in Chapter V, the Singer, at the time of the MESFET testing, lacked the capability to measure currents as low as 0.2nA. This is due to the fact that the current measuring subsystem required extensive calibration which could not be done easily by government personnel. With the subsystem calibrated by the manufacturer and with the power supplies also calibrated, the Singer's accuracy should be improved. With this current measurement problem, proper pinch-off voltages could not obtained.

From experience throughtesting the 4-bit accumulator of Appendix J, it can be concluded that the Singer does not have the capability to provide more than one pulsed signal (at different sequences) at a time, at any frequency. The phase clock signals, Phase-1 and Phase-2, are examples of this limitation. This problem is due to the programming of the Singer

to provide a sequence of these signals in Figure 69 as well as the power supplies' capability to provide the desired delay between each pulse. The period of each pulse is very difficult to control and may be accomplished by using DELAY commands. This method was used and poor results were obtained. Summary

The capabilities and limitations of the Singer tester were not fully explored. Other cases may arise beyond the scope of the thesis that may reveal more information of the Singer. From the information presented, it is obvious that the Singer tester cannot dynamically test devices. The only method to provide a pulsed signal is through programming. Figure 47 provides a basic approach to add a dynamic capability to the Singer tester. In Chapter VII, conclusions derived from the experiences and results obtained through testing as well as recommendations which might lead to further investigation will be presented.

### VII. CONCLUSIONE AND RECEMBENDATIONS

#### Conclusions

An attempt has been made to provide AFWAL/AADE the capability to automatically test the DC parameters of GaAs MESFET NAND/NOR logic circuits at the wafer level using the Singer tester. A computer program was developed based on FET theory using the Singer's available software. Results obtained through the application of the program to actual devices have been presented. It is recognized that the data obtained is inaccurate. This is a result of the Singer measuring system inaccuracies. Therefore, the reliability of the Singer is low and requires an additional effort in repairing/calibrating the measuring system (range amplifier, digital voltmeter) in order to acquire worthwhile test results.

A study of the capabilities of the Singer has been conducted. The Singer presently does not have the capability to perform dynamic testing; however, the system can be expanded to perform in this area.

A DC model of the GaAs MESFET has been proposed and evaluated for its ability to predict DC parameter data obtained using the Singer tester. An analysis of the model has been conducted with results to demonstrate the model's potential in predicting the DC parameter data.

### VII. CONCLUSIONS AND RECOMMENDATIONS

# Conclusions

An attempt has been made to provide AFWAL/AADE the capability to automatically test the DC parameters of GaAs MESFET NAND/NOR logic circuits at the wafer level using the Singer tester. A computer program was developed based on FET theory using the Singer's available software. Results obtained through the application of the program to actual devices have been presented. It is recognized that the data obtained is inaccurate. This is a result of the Singer measuring system inaccuracies. Therefore, the reliability of the Singer is low and requires an additional effort in repairing/calibrating the measuring system (range amplifier, digital voltmeter) in order to acquire worthwhile test results.

A study of the capabilities of the Singer has been conducted. The Singer presently does not have the capability to perform dynamic testing; however, the system can be expanded to perform in this area.

A DC model of the GaAs MESFET has been proposed and evaluated for its ability to predict DC parameter data obtained using the Singer tester. An analysis of the model has been conducted with results to demonstrate the model's potential in predicting the DC parameter data.

### Recommendations

It is obvious from the previous discussion that many recommendations can be made to provide better results than those presented in the thesis. The first and foremost matter than should be resolved is to remove the current measuring inaccuracy of the Singer tester. Work has been completed in repairing and calibrating the range amplifier and A/D converter. Power supply VS5 should be calibrated so as to reduce the current measuring deviation obtained during computer controlled calibration runs. VS4 can be used instead if the calibration runs indicate the current measuring deviations to be lower than for VS5.

The pinch-off voltage subroutine, VP, should then be tested using a Source Follower or Current Source MESFET device from Figure 19. Of particular interest in this subroutine is the current limits obtained in the LIMITS subroutine. A current limit such as 0.05% of IDSS < ID < 1.0% of IDSS should be attempted first. It is recommended that several devices be tested using this limit. A statistical analysis of the results should be made indicating how many devices reach VP at this limit. This limit may narrow or widen depending on the results. Comparison should be made with the I-V curves obtained on a curve tracer. An extensive investigation should be made to determine a 'standard' current limit if one exists. This 'standard' limit must be applicable to all devices and cannot be changed during a test.

Secondly, the SINGLE GATE (SGA) and DUAL GATE (DGB and DGC) devices should be tested using the SINGLE GATE and DUAL GATE subprogram in the MESFET program. The subprogram has been compiled with no errors of particular importance again is the Singer's capability to pinch off either device according to the presentation made in Chapter IV. Unless pinchoff is obtained for each device, no valid results can be obtained for the other parameters of the device.

The BREAKDOWN VOLTAGE (BV) subroutine has been compiled with no errors. No results have been obtained thus far and it is recommended that a commercial JFET be used in testing initially to avoid destroying a MESFET. This subroutine should be tested after all other subroutines have been tested and statistical results have been obtained.

Primary emphasis has been placed in developing the basic precedures to test the most important DC parameters of the MESFET devices. These were IDSS, RO, RS, VP, and GM.

These parameters can be measured without destroying the MESFET as could possibly be done by esting for the breakdown voltage. Since most of the time was spent in developing and testing the previously mentioned parameters, actual testing of the DIODE, TEST, and PROBE resistors, and the SINGLE and DUAL GATE device programs were not checked out. These devices also were not tested since the Singer's measuring accuracy was low.

It is recommended that statistical results are obtained from the testing of the SOURCE FOLLOWER, CURRENT SOURCE, and ACTIVE LOAD prior to testing the diodes, resistors, single and dual gate devices. IDSS, RO, RS, VP, and GM are the most basic and important parameters. Successful testing of the SOURCE FOLLOWER, CURRENT SOURCE, and ACTIVE LOAD will provide the basic foundation for testing the SINGLE GATE and DUAL GATE devices.

In order to record the large amount of data obtained through testing hundreds of devices on a wafer, commands have to be added to the MESFET program to store data on magnetic tape. Additionally, a program must be written to read data from the tape and print it in an understandable manner.

An attempt has been made in this thesis to remedy the deficiencies initially encountered in the documentation of the Singer tester and to collect for convenient reference the information needed to use the system. The results obtained should form the basis for further development aimed at providing the full test capability needed in the GaAs logic program.

#### BIBLIOGRAPHY

- 1. Hooper, William W., and Philip L. Hower. "Design and Performance of the GaAs FET," <u>JEEE Transactions on Solid-State Circuits</u>, <u>SC-5(6)</u>: <u>319-322 (December 1970)</u>.
- 2. Schockley, W. "A Unipolar Field-Effect Transistor,"

  Proceedings of the IRE, Vol. 40: 1356-1376 (Nov. 1952).
- 3. Liechti, C. A. and Rory Van Tuyl. GaAs Schottky-Cate Field-Effect Transistor Medium-Scale Integration. AFAL-TR-77-176. Wright-Patterson AFB, Ohio: Avienics Laboratory, 1977.
- 4. Gallium Arsenide Digital Integrated Circuits.

  AFAL-TR-74-40. Wright-Patterson AFB, Ohio: Avionics
  Laboratory, 1974.
- 5. <u>GaAs Digital Integrated Circuits</u>. AFAL-TR-76-264. Wright-Patterson AFB, Ohio: Avionics Laboratory, 1977.
- 6. Liechti, C. A. "Microwave Field-Effect Transistors-1976" IEEE Transactions on Microwave Theory and Techniques, MTT-24(6): 279-300 (June 1976).
- 7. Liechti, C. A. and Rory VanTuyl. "Gallium Arsenide Spawns Speed," IEEE Spectrum: 41-47 (March 1977).
- 8. Liechti, C. A. "Performance of Dual-Gate GaAs MESFETs" as Gain-Controlled Low-Noise Amplifiers and High-Speed Modulators," IEEE Transactions on Microwave Theory and Techniques, MTT-25(6): 461-469 (June 1975).
- 9. Yang, Edward S., Fundamentals of Semiconductor Devices. New York: McGraw-Hill Book Company, 1978.
- 10. Drangeid, K. E. and R. Summerholder. "Dynamic Performance of Schottky-Barrier Field-Effect Transistors," IBM Journal of Research and Development, 14(2): 82-94 (March 1970).
- 11. Millman, Jacob and Christos C. Holkias. <u>Integrated Electronics:</u>
  Analog and Digital Circuits and Systems. New York: McGraw-Hill Book Company, 1972.
- 12. Mulvey, John. <u>Semiconductor Device Measurements</u>. Beaverton, Oregon: Tektronix, Incorporated, 1968.
- 13. Wallmark, J. and H. Johnson. Field-Effect Transictors: Physics, Technology, and Applications. Englewood Cliffs, New Jersey: Prentice-Hall, Incorporated, 1966.

- 14. Liechti, C. A. and Rory VanTuyl. "GaAs MESFET Logic with 4-Ghz Clock Rate," IEEE Journal of Solid-State Circuits, SC-12(5): 485-596 (October 1977).
- 15. Cutler, Philip, Solid-State Device Theory. New York: McGraw-Hill Book Company, 1972.
- 16. Barlev, A. Semiconductor and Electronic Devices.
  New York: John Wiley and Sons, 1959.
- 17. Sze, S. M. Physics of Semiconductor Devices. New York: John Wiley and Sons, 1969.
- 18. Shur, Michael S. "Analytical Model of GaAs MESFETs,"

  IEEE Transactions on Electron Devices, ED-25(6): 612-618
  (June 1978).
- 19. Hower, P.L., et al. "The GaAs Field-Effect Transistor,"

  Semiconductors and Semimetals, Vol. 7A, New York:

  Academic Press, 1971.
- 20. Furutsuka, Takashi. "GaAs Dual-Gate MESFETs," IEEE Transactions on Electron Devices, ED-25(6): 580-586 (June 1978).
- 21. Singer Automatic Integrated Circuit Test System User's Manual. Glendale, CA: Singer Corp., 1972.
- 22. Automatic Integrated Circuit Test System Programming Manual. Glendale, CA: Singer Corp., 1972.
- 23. <u>Varian 620 Training Manual</u>. Irvine, CA: Varian Data Machines, 1972.
- 24. VORTEX Reference Manual. Irvine, CA: Varian Data Machines, 1972.
- 25. Ruch, Jacques G. "Electron Dynamics in Short Channel Field-Effect Transistors, "IEEE Transactions on Electron Devices, ED-19: 652-654 (June 1972).
- 26. Gray, Paul E., et al. <u>Electronic Principles, Physics, Models and Circuits</u>. New York: John Wiley and Sons, Inc., 1966.
- 27. Liechti, C.A. And R. B. Larrick. "Performance of GaAs MESFETs at Low Temperatures," <u>IEEE Transactions on Microwave Theory and Techniques</u>: 376-381 (June 1976).

- 28. Pucel, R. A. and D. Masse'. "Performance of GaAs MESFET Mixers at X Band," IEEE Transactions on Microwave Theory and Techniques, MTT-24(6): 351-360 (June 1976).
- 29. Statz, H., et al. "Noise Characteristics of Gallium Arsenide FETs," IEEE Transactions on Electron Devices, ED-21: 549-562 (September 1974).
- 30. Eden, R. C. "GaAs FET Digital Integrated Circuits,"

  IEEE Transactions on Electron Devices, ED-24: 1209-1210
  (September 1977).

APPENDIX A

MANUAL TESTING OR NAND/NOR CIRCUIT

DEVICES' DC PARAMETERS

#### APPENDIX A

#### MANUAL TESTING OF NAND/NOR CIRCUIT DEVICE'S DC PARAMETERS

The probe station used to manually test the DC parameters of the devices in Figure 1(a) and 2 is shown in Figure 49. The configuration needed to manually test the devices is shown in Figure 48 and photographically in Figure 49. It consists of a curve tracer escilloscope, the probe station, and camera, television, and interface unit. The process used to determine the parameters manually is shown below:

- 1. Place wafer onto vacuum chuck with vacuum on.
- 2. Connect appropriate probe wires from probes to curve tracer. On curve tracer, let C = Drain, B = Gate, E = Source.
- 3. Select device(s) that appear to be good visually (cracked pads, distorted gate structures, and other obvious distortions were observed in some cases and the devices were not tested).
- 4. Carefully adjust probes so that they are touching the appropriate pads using Figures 2 and 50 as reference.
  - 5. Use television as an aid.
- 6. Set curve tracer to appropriate switch selections to provide proper drain and gate voltages and currents.
  - 7. Turn off all lights in room including probe light.
- 8. Turn curve tracer on and adjust drain voltage until desired I-V curve for the appropriate device appears. If not, remove probes carefully, select another device and repeat the process.




Figure 48. Manual Probe Station Layout.




Figure 49. Manual Probe Station and Tektronix Type 576 Curve Tracer.




Figure 50. Manual Probe Station Probes In Contact with Pads of GaAs MESFET NAND/NOR Chip.

# Manual Testing Results

In this section, the results obtained and problems encountered during the manual testing of the GaAs MESFET logic gate chip (Figure 2) will be presented. Manual testing of the logic gate was necessary for the following reasons:

- Understand the characteristics of the individual devices of the logic gate.
- 2. Determine the quality of the individual devices.
  This would make possible the testing of devices
  known to be good on the Singer Automated Testing System.
- 3. Provide data to use for modelling the MESFET.
- 4. Obtain a spread of the DC parameters.

The DC parameters of each device shown in Figure 1(a) were tested and results obtained in the form of I-V curves. The devices tested were the following:

Source-Follower

Current Source

Active Load

Dual Gate

Single Gate

Schottky Diodes

Test and Probe Resistors

The DC parameters of particular interest for the MESFET's were the following:

IDSS

 $^{
m V}_{
m p}$ 

 $R_{on}$ 

 $\varepsilon_{\mathsf{m}}$ 

 $R_{\text{sat}}$ 

# Breakdown Voltage

The forward and reverse threshold voltages for the three Schottky diodes connected in series as well as the ohmic values of the probe resistor and test resistor were also obtained.

Source Follower. A source-follower's I-V curves are shown in Figure 51. Several source-followers were tested, and it was determined that Figure 51 would depict the best characteristics obtained for a source-follower. It can be observed that excellent linearity in the ohmic and saturation regions was obtained. From the photograph, the curve tracer settings were  $500\mu\text{A/vertical step}$  (ID), 2V/horizontal step (VDS) and  $500\mu\text{M}$  per step (VGS). The top curve represents VGS = 0. IDSS was obtained at about 3.85 mA. The transconductance,  $g_{\text{m}}$ , as shown in the photograph, is 2 mmhos.  $R_{\text{on}}$  varied from 1500 to 5000. Breakdown voltages were obtained at drain bias voltages of from 8 to 12 V.

Current Source. The current source's I-V curves are shown in Figure 52. From the photograph, it can be observed that the current source tested exhibited linearity in the ohmic region and the saturation region below  $V_{\rm GS} = -3V$ . Between  $V_{\rm GS} = 0$  and  $V_{\rm GS} = -3V$ , the device seems to be trying to go into breakdown prematurely at about  $V_{\rm DS} = 4.5$ .  $I_{\rm DSS}$  is found to be about 10 ma at  $V_{\rm GS} = 0$  while  $V_{\rm p}$  is -8V at  $I_{\rm D} = 0.1$  ma.  $R_{\rm on}$  varies from 250 ohm to an extremely high resistance at




Figure 51. Manually Tested Source Follower Characteristics.




Figure 52. Manually Tested Current Source Characteristics.

pinchoff while  $R_{\rm sat}$  varies from 1100 ohm to an extremely high resistance at pinchoff. Transconductance as shown in the photograph is 2 mmhos.

Active Load. An Active Load's I-V curve is shown in Figure 53. With the gate connected to the source, the device exhibits no gain characteristics as can be seen in the photograph. The Active Load, however, exhibits excellant linearity. The device indicates  $I_{DSS}$  to be approximately 17.0 mA at  $V_{DS}$  = 5.0V. Several Active Loads were tested and the good devices tested indicated similar characteristics as those shown in Figure 53.

Dual and Single Gates. Several dual gates and single gates were tested manually. Prior to testing these devices, the dual gates were observed to determine whether or not the gate structures were damaged. Many of the gates were shorted and therefore would not be able to provide good results. AFWAL/AADE has had problems in fabricating good dual gates. The gate structures were difficult to fabricate due to their extremely small widths of 100 microns, as well as the laboratory's difficulty in apply metallization to the gates to form a Schottky barrier.

The characteristics of a dual gate and single gate of Figure 19 are shown in Figure 54. The gates were tested by applying voltages to the A and C inputs using a curve tracer. (No input voltage was applied to the B input). As shown in the figure,  $I_{DSS}$  was obtained at about 27mA. Pinchoff occurred at about -8v at  $I_D$  = 0.01mA. Values of  $R_o$  varied from 75 to 150 ohms.  $R_s$  varied from 200 to 500 ohms. Transconductance for the device is 5 mmhos.




Figure 53. Manually Tested Active Load Characteristics.




Figure 54. Manually Tested Dual and Single Gate I-V Characteristics.

Schottky Diodes. The level shifting Schottky diodes (3) connected in series in Figure 19 were tested and the results are shown in Figures 55 and 56. The forward threshold voltage is about 4V and 0.5 mA according to Figure 55. The reverse threshold voltage is about  $8\mathbf{V}$  at  $1\mu\mathrm{A}$ .

Test and Probe Resistor Measurement. The test and probe resistors of Figure 19 were manually tested using the curve tracer. The results are shown in Table X.

Table X. Test and Probe Resistors Measurement Results

RESISTOR	I(A)	V(mV)	RESISTANCE(Kohms)
TEST	50 57 49	500 500 500	10 8.7 10.2
PROBE	360 400	1	2.7 2.5

#### Summary

As a result of testing these devices, a better idea as to how to automate the manual process was obtained. It was realized that automatically testing the single and dual gate devices separately would be difficult due to the fact that either device must be pinched-off before the other can be tested.




Figure 55. Schottky Diodes' Forward Characteristics.




Figure 56. Schottky Diodes' Reverse Characteristics.

# APPENDIX B THE SINGER AUTOMATIC INTEGRATED CIRCUIT TEST SYSTEM

#### APPENDIX B

# THE SINGER AUTOMATIC INTEGRATED CIRCUIT TEST SYSTEM

#### Description

The Automated Integrated Circuit Test System is capable of performing full DC parametric testing, data logging, data plotting, and data analysis on itnegrated circuits (Ref 21). The system may be used to test circuits at the wafer level using a TAC (Transistor Automation Corporation) Automated Probe Unit (Figure 65). Discrete components can be tested on the system as well.


The primary function of the system is to test the DC parameters of a device or devices. DC parametric testing is defined as measuring IC voltages, currents, and values of IC resistors at high accuracy and at low stimulus test frequencies under program control.

A Varian Omnitask Minicomputer utilizing 32K core of memory controls voltage and current source supplies, necessary peripherals, a digital voltmeter, and the TAC probe mentioned above. In addition, via an instrument control board, the Varian selects the individual supplies and voltmeter using a complex matrix system as shown in Figure 57.

A block diagram of the entire system is shown in Figure 58. A photograph and drawing of the Singer system are shown in Figures 59 and 60.

#### Test System Subsystems

The Singer test system consists of several subsystems which together provide the capability of forcing voltages and






Figure 58. Singer Tester System Block Diagram.





Figure 59. The Singer Automatic Integrated Circuit Test System.

currents, as well as conducting DC parameter measurements (voltage, current, and resistance). In addition, a DC switching subsystem is included. This system provides the connection of any of the voltage or current sources, common instrumentation ground, or user matrix input, to any one (or more) of the 80 test fixture pins under test program control provided by the Varian.

DC Voltage Measurement Subsystem. The DC Voltage Measurement subsystem has the capability to measure, under test program control, DC voltages between any two of the 92 test pins (80 measurement/forcing, 15 measurement only pins, 1 user matrix input pin, and 1 common instrumentation ground pin).



Physical Layout of the Singer Automatic Integrated Circuit lest System Figure 60.

The DC voltage measurement capability is as follows:

- A. Ranges: + 100mV full scale to + 200V full scale
- B. Resolution: + 0.001% of range
- C. Accuracy:  $\pm$  0.01% of the absolute DC voltage present at the test pin.
- D. Input Impedance: at least 10 megohms on all ranges

DC Current Measurement Subsystems. The DC Current Measurement subsystem has the capability to measure, under test program control, DC currents drawn by a device (transistor, resistor, diode) connected between any two of the test pins of the matrix.

The DC current measurement capability is as follows:

- A. Range: 0 to 1.0 ampere.
- B. Current Measurement Accuracy: + 1% of actual value.
- C. Current Limit Range: 0 to 1.1 amp.
- D. Current Limit Resolution:  $\frac{I_{RANGE}}{2} \times 10^{-3}$  amps.

DC Resistance Measurement Subsystem. The DC Resistance Measurement Subsystem has the capability to measure, under test program control, the DC resistance of an integrated circuit or discrete resistor connected between any two pins of the matrix.

The DC Resistance measurement capability is as follows:

- A. Ranges: 10.0 ohms full scale to 200k ohms full scale.
- B. Resolution: + 0.001% of the range
- C. Accuracy:  $\pm$  0.04% of the absolute resistance between the two test pins being measured.

The subsystem uses Kelvin wiring and switching techniques

in order to provide accurate and repeatable resistance measurements. In addition, the subsystem uses a 4 terminal type of measurement which consists of two DC voltage sense lines and two ohms "signal" lines.

The subsystem is thus configured by using one of two constant current programmable power supplies contained in the test system as the ohms "signal" lines, measuring the voltage across the resistor under test with the DC voltage measurement subsystem and using the System controller to calculate the resistance in ohms.

DC Stimulus Subsystem. The DC stimulus subsystem provides five programmable voltage sources (VSI-VS5) and two programmable constant current sources (CS1 and CS2) as shown in Figures 57 and 58. Each source is independently programmable in various modes of operation which will be described in the following paragraphs. Each source has internal over-voltage and over-current protection and makes use of a floating Kelvin type of output which consists of analog high, analog laws, sense high, and sense low.

Each source reduces digital noise on the analog output using isolated control logic. Additionally, each source contains its own internal memory which acts as a storage buffer for programming data. The output of each source remains constant until a change is initiated by the Test System Controller.

The programmable power supplies, VS1, VS2, and VS3 have the following spedifications:

- A. Output Voltage: 0 to + 16.0V in 1.0mV increments
- B. Output Current: 0 to + 100mA, Short-circuit protected
- C. Current sink capability:  $\pm$  50mA, overload protected
- D. Accuracy: 0.01% of the programmed value (which depends on the condition of the power supplies due to calibration inaccuracies or component failure in the sources themselves.
- E. Load regulation: 0.001%

FULL SCALE

F. Line regulation: 0.001% for a  $\pm$  10% change in line voltage.

The programmable voltage power supply, VS4, is a voltage forcing-current measuring DC source with the following specifications:

- A. Output voltage ranges: 0 to  $\pm$  32.0V full range: 0 to  $\pm$  9.0V in 1.0mV increments: And  $\pm$  8.0 to 32.0V in 4.0mV increments.
- B. Output voltage accuracy of programmed value:
  ± 0.5% of the full scale voltage range.
- C. Output Current range: 0 to  $\pm$  100mA minimum.
- D. Current measurement ranges and resolution requirements:

MEASUREMENT RANGES	RESOLUTION
0 to + 4.0μA	+ 1nA
0 to + 32.0μA	+ 10nA
0 to + 250μA	+ 100nA
0 to + 2.0mA	+ 1μA
0 to + 16.0mA	+ 10μΛ
0 to + 100.0mA	+ 100μΛ

- E. Current measurement accuracy: + 1.0% of the actual value.
- F. Current limit: ± 110.0% of the full scale current measurement range.

VS5 is a programmable voltage power supply and it functions as a voltage forcing-current measuring unit with the following designed specification:

- A. Output voltage ranges: 0 to ± 16.0V full range;
  0 to ± 9.0 volts in 1.0mV increments; and ± 8.0 to ± 16.0 volts in 4.0 mV increments.
- B. Output voltage accuracy of programmed value: ± 0.2% of full scale voltage range.
- C. Output current range: 0 to  $\pm$  1.0 Ampere, minimum.
- D. Current measurement capability: 0 to + 1.0 Ampere.
- E. Current measurement accuracy:  $\pm$  1.0% of the actual value.
- F. Current limit: ± 110% of the full scale current measurement range.

CSl is a programmable constant current source and functions as a current forcing-voltage measuring unit with the following specifications:

A. Constant current output (Programmable):

FULL SCALE RANGES	RESOLUTION
0 to <u>+</u> 500nA	<u>+</u> 100 pA
0 to <u>+</u> 5μA	<u>+</u> 1 nA
0 to <u>+</u> 32μA	<u>+</u> 5 nA
0 to <u>+</u> 250µA	<u>+</u> 50 nA
0 to <u>+</u> 2 mA	<u>+</u> lµA
0 to <u>+</u> 16mA	<u>+</u> ЗиА
0 to <u>+</u> 100mA	<u>+</u> 20µA

- B. Programmed accuracy of the programmed constant current value: + 1% of the programmed value.
- C. Voltage measurement accuracy:  $\pm$  2.0% of the actual value, from 0 to + 32.0 volts DC.
- D. Voltage output range: 0 to  $\pm$  35 volts minimum (110% of the full scale voltage measurement range) with a programmable clamp voltage of 1.0V increments minimum.

CS2 is a programmable constant current source that functions as a current forcing-voltage measuring unit with the following specifications:

A. Constant current output (programmable):

FULL SCALE RANGES	RESOLUTION
0 to <u>+</u> 250μA	<u>+</u> 40 nA
0 to $\pm$ 2 mA	<u>+</u> 250 nA
0 to <u>+</u> 15 mA	<u>+</u> 2 μA
0 to <u>+</u> 100 mA	<u>+</u> 15 μA

- B. Programmed accuracy of the programmed constant current value: + 1% of the programmed value.
- C. Voltage measurement accuracy:  $\pm$  0.2% of the actual value from 0 to  $\pm$  100 volts DC.
- Voltage output range: 0 to ± 110 volts, minimum
   (110% of the full scale voltage measurement range)
   with a programmable clamp of 1.0V increments minimum.

# System Test Fixture/Performance Board

The System Test Fixture/Performance Board is defined as the unit which interfaces a device (integrated circuit (MSI) elements such as transistors, resistors, and diodes, discrete transistors and resistors and discrete diodes) under test and its associated "performance circuits," to all measurement and stimulus subsystems contained in the test system. A performance circuit is defined, according to the reference used, on a per pin basis, as a

"Special circuit, such as a passive load, an active load, a capacitive load, or a special interface circuit, which is connected to some pins of the device to allow stimulation of realistic device operation conditions during the test procedure." (Ref 21).

#### DC Switching Subsystem

An 11 x 80 (Kelvin (2 wire) high reliability shielded mercury wetted and dry reed relay matrix is provided which allows the Kelvin connection of any of the sources (VS1 through VS5, CS1 and CS2), the common instrumentation ground, or the one user matrix input, to any (or more) of the 80 test fixture pins under test program control (Refer to Figure 57).

Each reed relay pair (Kelvin matrix crosspoint) in the matrix has independent storage capability. Independent storage is the ability to remain in one of two switched states (after initial programmed switching by the test system controller) without the need for further holding commands from the test system controller. A master matrix clear line is provided that will disconnect all inputs to the 80 pins of the test fixture under program control.

All cabling connections are made of high quality shielded cable with shield grounding techniques used so that system ground-loops are minimized.

A shielded, 92 input (minimum) 2 wire reed relay matrix is provided which allows the two inputs (high and low) of the DC Voltage Measurement Unit to be switched under test program control, to any two of the 92 test pins.

# Close Relay Matrix/External Instrument Multiplexer

A special relay network is provided so that any one of the instrumeths (VS1-VS5 or CS1 and CS2) can be replaced by an external instrument under program control as shown in Figure 57. The matrix is designed so that either, but not both, VS1 or External A device may be closed to the main switching matrix which applies to all instruments except for the DVM bus. The external devices can be alternate power supplies that remain at a voltage or current value determined by the programmer and are not programmed by the programming language. The Close Relay Matrix and associated matrix sections will be discussed further in Appendix D.

#### Instrument Control System

The Varian Computer transmits signals to the buffered I/O controller located in the I/O Expansion Chassis which are in turn sent to the Instrument Control rack to control the entire system. The Instrument Control rack contains receivers, decoders, and timing circuits to control the 7 power supply instruments, close relay matrix box, 16 external relay drivers available at the relay motherboard, and the analog-to-digital (A/D) converter including the ranging control on the A/D input amplifier.

# Test System Controller

The user programmed Test System Controller controls all programmable elements contained in the test system with the following characteristics:

- A. Memory capacity: supplied with 32K works within the mainframe.
- B. Memory cycle time: 1 µsec or less.
- C. Word length: 16 bits.
- D. Memory addressing: direct.
- E. Supplied with a ROM bootstrap loader.
- F. Input/Output channels: Two input/output channels are provided to allow for user installed test instrumentation to interface to the test system controller. Each I/O channel has the capability to input 16 bits and output 16 bits under test program control via plug-in interface cards. This enables the ability expand the the capability and reconfiguration of the test system.
- G. Controller memory has the ability to retain stored information for one week without test system power.
- H. A Direct Memory Access Channel (DMAC) is used with the dual magnetic disc unit.
- I. Necessary time delays required for proper operation of all test system instrumentation can be generated under test program control.

The Test System Controller consists of the VARIAN 620/f-100 minicomputer, 32K memory expansion unit, and an I/O expansion chassis.

# System Controller Peripherals

The System Controller peripherals are shown in Figure on the far left side.

Keyboard Entry and Information Printout Unit. A Texas

Instruments Silent 700 table-top high speed teleprinter is used
to input programs required for real-time testing. The teleprinter
has the capability to transmit and receive data from the test
system controller at speeds up to 300 words per minute or 30 cps.

The unit is sued as the main I/O unit for the controller.

High Speed Paper Tape Reader/Punch Combination. The test system is supplied with an optical 300 cps paper tpae reader/punch combination with the capability to operate in the step or continuous mode. The reader uses an 8-level code while the punch is capable of punching 75 characters per second and has the ability to duplicate the tape being read by the reader.

Magnetic Disc Unit. The test system uses a moving head dual magnetic disc driver unit (PERTEC 3000) which uses two upper and lower disc cartridges. The lower disk is permanently installed with the disk driver unit itself and is used to store the operating system software for the computer. The upper disk is a removable hard pack used to store all user programs. The total storage capability is at least 2 million 16 bit words.

Information Display Terminal. A Tektronix Model 4012-1
Display Terminal (hard copy compatible) is supplied with the
test system. The unit allows input and output of alphanumeric
data and the output of graphic data at an input/output data rate
of 9600 bits/sec. The display terminal use is that of scheduling
DC parameter test runs, calibration runs, the assignment of logical
unit names to the peripehrals, and providing the user (or programmer)
the ability to communicate with the operating system.

Information Display Terminal Hard Copy Unit. A Tektronix Model 4610 hard copy unit is connected to the display terminal. The hard copy unit produces permanent high-resolution, dry copies from the display terminal.

Magnetic Tape Unit. A WANGCO Model 10, 7 track magnetic tape unit, is supplied with the system. The tape unit it IBM compatible and has a data density of 556 (HI)/200(LO CPI).

Line Printer. The Data Products Model 2410 Line Printer (not shown in Figure 58), but connected to the I/O Expansion Chassis) is sued to output source programs as well as data. Speeds ranging rrom 245 lines per minute, and 132 columns, to 1110 lines per minute, and 24 columns of printed characters from a 64-character set are possible.

TAC Probe and Controller. The TAC Probe id introller are discussed in Appendices C and G.

APPENDIX C
TEST SYSTEM SOFTWARE

#### APPENDIX C

#### TEST SYSTEM SOFTWARE

# Test System Software Package

The test system is furnished with a software package to permit the user or programmer to write test programs. The system monitor program controls the overall software operation of the test system which initiates all input, output, data analysis, and control of the test system during system operation (hef 21). A simple, English-like test oriented language called Elucidate, is the programming language for the system and will be described later in this Appendix.

Compiler. On-line program translation is supplied with the test system by the software package. A disc resident compiler configured to match the system hardware comprises the software package. The compiler operates in the batch processing mode in conjunction with the Source Editor for corrections. A start execution, RUN, executes the test program after it has been compiled and all diagnostic errors removed.

Editor. In addition, on on-line test program editing capability is provided. The on-line test program editor allows the programmer to change or add instructions or test sequences, and delete instructions or test sequences via the teleprinter keyboard.

VORTEX Operating System. An on-line magnetic disc operating system is also included in the software package. The disc operating system, known as VORTEX (Varian Omnitask Real-Time Executive) is capable of:

- A. Loading the configured test system software into core memory from the disc.
- B. Storing test programs written in the Elucidate test language onto the disc.
- C. Loading test programs from the disc into core under operator and test program control.
- D. Executing test programs under operator control.
- E. Deleting test programs on disc.
- F. Repacking the disc.
- G. Storing and recovering test data under control of a test program.
- H. Linking test programs in order for a new program to be loaded from the disc under control of a resident test program and automatically executed. This new program replaces the requesting program in core.
- I. Storing, recovering, and executing machine object code resulting from compilation of FORTRAN and assembly language programs.
- J. Storing, recovering, and executing utility programs.

Available Programming Languages. In addition to the Elucidate test language, FORTRAN IV and assembly languages are supplied to allow for user data processing. The user is also capable to write assembly language programs for any additionally installed instrumentation.

Software Drivers. Software drivers are supplied for all test system instrumentation, including Automation Corporation Automatic probe unit. The software driver for the TAC probe controller enables a test program to completely control the

TAC probe unit (See Figure 65, Appendix G). The following items are controlled by the software driver under test program control:

- A. Sense the up or down position of the z-stage.
- B. Move the z-stage to the up or down position.
- C. Control the in-place inker on the probe unit.
- D. Initiate an independent or simulataneous X and Y indix operation.
- E. Control independently the X and Y step size.
- F. Sense the completion of an index operation.
- G. Sense the Start Test signal from the probe controller.
- H. Sense the Emergency Stop signal line from the probe controller and create a priority interrupt to the test system controller if an Emergency Stop condition occurs.

<u>Graphics.</u> The Advanced Plot-13 Tektronix software package is supplied with the display terminal to provide a graphics capability for the system.

#### Elucidate Programming Test Language Description

The Varian 620/f-100 computer controls a real-time test situation and requires certain specialized logic elements (Ref 22). The Elucidate programming language combined with the logic elements of the Singer test system provides the computer with an error free test device. A 16-bit binary data word transferred from the computer to the test system (power supplies, digital voltmeter, etc) is the basic element of the Elucidate control system. The test system uses a three dimensional array concept of X, Y, and Z addressing. This allows the Elucidate programming language to define the necessary control functions to the test system. To accomplish this, the 16-bit binary word is divided

into four elements. The first element is a 1-bit word which separates test system commands and computer control words. Element two is a 5-bit "VERB" field used to define an action which the test system must perform. A typical verb is "SET" which is used in an instruction such as

### SET VS1 4.5V, 10.0MA

where "SET" sets the voltage output of power supply VS1 at 4.5V and at a maximum limit or clamp current of 10.0MA. A maximum of 31 verbs is provided by the Elucidate language. The third element is a 5-bit "NOUN" field which is defined as the place where an action occurs. A typical noun in "VS1" as in the above command. The fourth element is the "MODIFIER" which consists of 5-bits which are used to describe the test point locations. A modifier can be an integer or real number, unit of measure, or a variable. In the case of the above command, 4.5 and 10.0 are real numbers, whereas V(volts) and MA(milliamps) are units of measure. One 16-bit word is not adequate to describe the required conditions for certain actions which the test set performs. A multiple word command is used in this case with the first word containing VERB, NOUN, and MODIFIER, and the following words specifying additional conditions in a predetermined format. The above command is such an example. The modifier "10. " is an additional condition specifying that a circuit installed in the test system can draw a maximum current of about 10.0mA from VS1.

The three-dimensional address location can describe any function required of the test system. Each function, therefore, normally has a three input gate that consists of a VERB, NOUM, and MODIFIER. With all three inputs true, that function and only that function will activate. The Elucidate language easily has control of this complex system using this addressing scheme.

The Elucidate Compiler transforms English commands and numeric locations to the 16-bit data words comprehensible by the test system. The compiler is written in DAS MR MACRO assembly language with access to the compiler gained through the Test Set Operating System (TSOS) which is then accessed by the Varian's VORTEX operating system.

From the previous discussion, Elucidate is a unique test language. It is a simple language, but it is necessary to describe it further to understand the MESFET program.

After the items in the previous section were determined, the power supplies were required to be initialized using the following commands as an example:

100	:CONDITION	TEST	SYSTEM	FOR	TESTING

110 RESET

120 ENABLE VS1: VS2;VS5

130 CLOSE GND; VS1;VS2;VS5

140 CON GND 40; VS1 41; VS2 36; VS5 48

The RESET command initialized the matrix system (removed power supplies, voltmeter, et cetera from the matrix). In other words, it caused the test system to be reset to a neutral condition with all previous commands negated. After every RESET, the remaining commands were required. The ENABLE command

signalled the power supplies to switch to the on state. The CLOSE command provided the capability to pre-establish the power supplies and ground (GND) selected prior to the connection of the test point matrix pins. The CON (CONNECT) command connected the power supplies and GND to the individual test point matrix pins. A DIS (DISCONNECT) negates the CON command. From this point on, the power supplies had to be set at the desired voltage and current clamp value using the following command:

150 SET VS5 5.0V, 20.0MA

The SET command sets VS5 to 5.0V at the maximum allowable clamps current drawn by a device at 20.0MA. To measure this voltage, the voltmeter must be connected using

160 CON VMH 48; VML 40

The CON command connects the voltmeter between pins 48 and 40. VS5 is also connected at pin 48 and GND at 40. Therefore, when the command

### 170 READ VMH 4

is reached, the voltmeter is read at approximately 5.07 (± 0.01% of the absolute DC voltage present at the test pin). The above command not only caused a measurement to be taken, but stored the measurement with the line number as a reference location for the data obtained. In addition, the integer 4 or MOD number was specified with 2<sup>4</sup> or 16 measurements actually taken and averaged. A print command using the line number location of the measurement caused the voltage measurement obtained to be printed with the unit V or volts.

Current measurements were made using the following command:

180 READ VS5 4

Current was measured and averaged as before with a print command (not shown) printing the current in A or amperes. Appropriate conversion to MA was obtained by multiplying the results at line 180 by 1000.0 and substituting MA for A using formatting.

Call to subroutines are made using the following command:

190 GOSUB 1330: CALL PINCH-OFF VOLTAGE (UP) SUBROUTINE
The subroutine was called to an ENTER statement located at
line 1330. A GOTO statement placed before entering the subroutine was then necessary to prevent accidental entry to the
subroutine (not shown). The GOTO statement, when reached,
skips the entire subroutine and continues with the next statement. A RETURN command returned control to the main program.
All results obtained in the subroutine were automatically
carried to the main program and remained the same until the
subroutine was entered again.

Variables were used throughout the program using only Elucidate variables, ZA, ZB,...ZZ. Measurements taken were set equal to variables using the command,

200 EQ, ZA, 180

where ZA was set equal to the measurements taken at line 180. To set a variable to an integer or real number, the command

210 EQ, ZA, 250.0

had to be used to distinguish the difference between a line number and, an integer or real number.

Simple algebraic manipulations could also be performed (multiply, add, divide, subtract). These commands and their

variations are shown below as an example:

220 MUL,170,1.0

230 DIV,170,180

240 SUB, 170, ZA

250 EQ,ZB,7.0

260 ADD,170,ZB

At line 220, using the previous commands presented at their respective line numbers, the voltage reading is multiplied by 1.0 and the result stored at line 170. At line 230, line 170 is divided by the current reading at line 180 with the result stored at line 150. Afterward, line 170 is subtracted by ZA = 250.0 with the result stored at line 170. The variable ZB is set equal to 7.0 and then added to the result at line 170 with the final result stored at line 170.

APPENDIX D

MATRIX CONTROL OF THE TEST SYSTEM

### APPENDIX D

# MATRIX CONTROL OF THE TEST SYSTEM

Figure 57 of Appendix B is a basic diagram of the Elucidate controlled system (Ref 22). The output of the test system at any test point is subject to a selection of switches. The instruments or power supplies are connected to the voltmeter via the proper switch. These switches or relays are controlled by the compiler which allows only those commands that are technically feasible. Other checks are made to safeguard the hardware.

Five test equipment (matrix) control verbs are provided: CLOSE, OPEN, CONNECT, DISCONNECT, and RESET. CLOSE provides the capability to pre-establish the instrument selected prior to connecting the test point matrix to the instrument. The OPEN command negates the CLOSE command.

The verb CONNECT and its negative, DISCONNECT, are used to connect/disconnect individual test points to various instruments.

The verb RESET returns all relays to their DISCONNECTED, OPEN state and does not have nouns associated with it.

In order to prevent undesirable combinations of switching, the following rules presented in the programming manual (Ref 22) were established for the system:

- A. All nouns (or instruments) except the voltmeter (VMH, VML) and resistance measurement instrument (RMH, RML), must be CLOSED before being CONNECTED.
- B. The voltage and current supply nouns (VS1-VS5, CS1 and CS2) may not be closed with their respective externals.

- For example, VS1 may not be closed with External A instrument at any matrix switching connection or pin.
- C. Each noun is classified as a forcing type of sensing (measuring) type.
- D. Forcing nouns (power supplies) can be connected to as many pins (testpoints) as desired; however, no two forcing nouns may be connected to one pin at the same time.
- E. Sensing nouns (voltmeter) can be connected to only one pin at a time; however, there is no restriction as to cross connection of these nouns.
- F. Since the voltmeter is differential (described by two nouns, Voltmeter Measure High (VMH) and Voltmeter Measure Low (VML), both VMH and VML must be connected before the voltmeter is read. This holds true for Resistance Measure High and Low (RMH and RML).

Table XI shows the interrelation of Elucidate verbs and nouns by indicating their allowable and required combinations.

TABLE XI

VERB/NOUN APPLICABILITY TABLE--MATRIX CONTROL VERES

			VERB	S			
nouns	CLOSE	OPEN	CONNECT	DISCONNECT	RESET	READ	SET
VSl	Х	Х	Х	Х			Х
VS2	Х	Х	Х	Х			Х
VS3	Х	х	х				Х
VS4	Х	X	Х	Х		χ	Х
CS1	Х	х	х	Х		Х	Х
CS2	х	х	Х	Х		Х	Х
EXT A	х	Х	χ	Х			
EXT B	Х	х	X	Х			
EXT C	х	х	X	Х			
EXT D	х	Х	Х	Х			
EXT E	х	х	Х	Х			
EXT F	х	Х	х	Х		:	
UP	х	Х	Х	Х		Х	
VMH			Х	Х		Х	
VML			х	Х		Х	
RMH	х	Х	Х	Х		χ	
RML	х	Х	х	Х			
RELAY	х	Х					
GND	Х	Х	Х	Х			

# APPENDIX E VARIAN 620/f-100 COMPUTER CHARACTERISTICS

### APPENDIX E

# VARIAN 620/f-100 COMPUTER CHARACTERISTICS

# Varian 620/6-100 Features

The Varian 620/f-100 computer (Ref 23) is a high-speed, general purpose, digital computer for scientific and industrial applications is shown in Figure 61 and has the following features:

Memory cycle time: 750 nsec.

Instruction set size: 142 plus 8 optional instructions.

Word length: 16 bits.

Modular core memory: Expandable to 32,768 words in 4.096 or 8,192-word increments.

Automatic data transfer: Direct memory access (DMA) with transfer data rates to 275,000 words per second; priority memory access (PMA) for transfer rates to 1.3 million words per second.

I/O capability: 64 devices can be placed on the I/O bus with the I/O system expandable to include automatic block transfer, multi-level priority interrupt, and cycle-stealing transfers.

Software capability: DAS 4A,DAS8A, and DAS MR (MACRO) assemblers; binary load/dump (BLD II): debugging (AID II); computer diagnostics (MAINTAIN II); mathematical subroutines; real-time monitor (RTM), source program editor (EDIT); master operating system (MOS) for fixed-and moving-head discs, drum, and magnetic tape; ANSI FORTRAN IV, conversational BASIC; report generator, RPG IV: and an extensive library of programs in the Voice user's group.





Figure 61. The Varian 620/f-100 Computer.

In addition to the software capability, the Varian compiles Elucidate source code and then converts it into machine language object code using the DAS MR (MACRO) assembler.

Functional Organization. The Varian 620/f-100 computer functional organization is shown in Figure 62. Further information concerning the detailed operation and organization of the 620/f-100 computer is beyond the scope of this thesis. Therefore, the reader is referred to Reference 23.



Functional Caganization of the Varian 620/f-100 Computer. Figure 62.

AD-A100 762

AIR FORCE INST OF TECH WRIGHT-PATTERSON AFB OH SCHOO—ETC FLD 2
THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

ML

END
ONL
OTHER
THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

ML

END
ONL
OTHER
THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

ML

END
ONL
OTHER
THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

ML

THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

ML

THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

ML

THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

ML

THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

ML

THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

ML

THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

ML

THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

ML

THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L HARPER
AFIT/EE/GE/80-7

THE AUTOMATED DC PARAMETER TESTING OF GAAS MESFETS USING THE SI—ETC(U)
SEP 80 T L

APPENDIX F
VORTEX OPERATING SYSTEM

### APPENDIX F

# VORTEX OPERATING SYSTEM

The Varian Omnitask Real-Time Executive (VORTEX) (Ref 24) is a modular software operation system for controlling, scheduling, and monitoring tasks in a real-time multiprogramming environment. VORTEX provides for background operations such as compilation, assembly, debugging, or execution of tasks not associated with the real-time functions of the system.

VORTEX is comprised of the following basic features:

- -Real-time I/O processing
- -Provision for directly connected interrupts
- -Interrupt processing
- -Multiprogramming of real-time and background
- -Priority task scheduling tasks
- -Load and go (Automatic)
- -Centralized and device-independent I/O system using logical unit and file names
- -Operator communications
- -Background programming aids:

FORTRAN and RPG IV compilers, DAS MR assembler, load-module generator, library updating, debugging, and source editor

- -Use of background area when required by foreground tasks
- -Disk/drum directories and references
- -System generator

# System Flow and Organization

VORTEX executes foreground and background tasks scheduled by operator requests, interrupts, or other tasks. All tasks are scheduled, activated, and executed by the real-time executive component on a priority basis. In the VORTEX operating system, each task has a level of priority that determines what will be executed first when two or more tasks come up for execution simultaneously.

The job-control processor component of the VORTEX system manages requests for the scheduling of background tasks.

Upon completion of a task, control returns to the real-time executive. For a background task, the real-time executive schedules the job-control processor to determine if there are any further background tasks for execution. During execution, any foreground task can use any real-time executive service.

Important foreground and background tasks are defined below:

### Foreground Tasks:

Real-Time Executive (RTE): Processes, upon request by task operations that the task itself cannot perform.

Input/Output Control (IOC): Processes all requests for
 I/O to be performed on peripheral devices.

### Background Tasks:

Job-Control Processor (JCP): Permits the scheduling of VORTEX system or user tasks for background execution. Positions devices to required files, and makes logical-unit and I/O-device assignments.

File-Maintenance Component (FMAIN):

Manages file-name directories and the space allocations of the files. It is scheduled by the JCP upon input of the JCP directive,/FMAIN.

# APPENDTX G PROBE CARD DEVELOPMENT AND THE TAC PROBE UNIT

### APPENDIX G

# PROBE CARD DEVELOPMENT AND THE TAC PROBE UNIT

A probe card was developed by APAL to provide an interface between the Singer and the NAND/NOR logic circuit chip shown again in Figure 63. The probe card is shown in Figure 64 under development in the probe card station. A probe is soldered on the probe card corresponding to the contact pad position on the logic gate. The tip of each probe is about 1 mil in diameter and is to make contact with the corresponding pad of the NAND/NOR MESFET circuit of Figures 1 and 2.

The contact pads on the chip of Figure 63 correspond to the connections for the power supply voltages, input/output, and ground provided by the Singer system. Each pad is numbered to correspond with the Singer's matrix pins (Figure 57) of the system performance board. The correspondence of each pad's function with the necessary connections is shown in Table XII. Interface between the performance board and the probe card is provided by low resistive colored ribbon wire and an edge connector receptacle. The probe card is slid into the receptable and in turn is attached to the TAC probe mount as shown in Figure 65.




Figure 63. GaAs MESFET Logic Gate Chip.

Table XII. Probe Card Interface Connections,

MATRIX PIN NUMBER	WIRE COLOR	EDGE CONNECTOR RECEPTABLE #	PAD FUNCTION
33	RED	B7	ACTIVE LOAD DRAIN (VDD)
34	BROWN	B11	DUAL GATE INPUT B
35	BLACK	B14	DUAL GATE INPUT C
36	WHITE	B17	GROUND
37	GREY	B21	SINGLE GATE INPUT A
38	VIOLET	B26	PROBE RESISTOR
17	BLACK	B29	CURRENT SOURCE GATE
75	MIILE	A31	CURRENT SOURCE SOURCE (VSS)
43	GREY	A28	CURRENT SOURCE DRAIN (Z OUTPUT)
77	VIOLET	A18	SINGLE AND DUAL CATE DRAIN
57	BLUE	A17	SOURCE FOLLOWER SOURCE
94	GREEN	A12	SOURCE FOLLOWER GATE
24	YELLOW	A7	SOURCE FOLLOWER DRAIN (VDD)
4.8	ORANGE	Bl	TEST RESISTOR




Figure 64. Probe Card Assembly Station. (a) Extended View. (b) Close-Up View.





Figure 64. Probe Card Appendix Station. (a) Extended View. (b) Close-Mg View.






Figure (c. 120) For Foreign Control (c. 120) For Foreign Control (c. 120) Foreign Control (c. 12

# APPENDIX H REQUIRED PROCEDURES TO PERFORM AUTOMATED TESTING USING THE MESFET PROGRAM

#### APPENDIX H

# REQUIRED PROCEDURES TO PERFORM AUTOMATED TESTING USING THE MECPET PROGRAM

In this appendix, detailed procedures will be presented in order to perform automated testing using the MESFET program.

The order of presentation is as follows:

- 1. Test System Preparation.
- 2. MESFET Program Usage.
- 3. MESFET Program Problems.

The programmer is required to understand the procedures in order to run the MESFET program successfully. It should be understood that the MESFET program has not been fully developed due to equipment complications. Areas in the program that may require further investigation will be pointed out. This will reduce any problems that may occur in using the MESFET program to perform automated testing of the GaAs MESFET NAND/NOR logic circuit.

### Test System Preparation

In this section, it is assumed that the power supplies, Varian computer, and all peripherals have been turned on prior to performing automated testing. It is also assumed that the power supplies have had at least one hour of warm-up time. Test system preparation will now involve the following (Refer to Figure 66):

1. Load VORTEX operating system into main core memory from the disc using the following:

- a. Clear all registers. (Load 0 000 000 000 000 000).
- b. Load 0 000 000 000 000 001 into the A register.
- c. Load 0 111 111 110 000 000 into the P register.
- d. Place VORTEX Boot tape into paper tape/reader punch.
  Depress LOAD Switch.
- e. Press the INT (Interrupt) and Reset switches.
- f. Place STEP/RUN switch in RUN position.
- g. Press LOAD. The VORTEX Boot tape will now run through the paper tape reader and load the operating system.
- h. Loading of the operating system will be indicated by the following address indicated on the register display

### 0 111 111 110 111 111

- i. If the above address is not displayed, the entire process beginning at 'a' must be repeated.
- 2. Assignment of peripherals will involve determining which peripherals will be used to provide the desired method of I/O:
  - a. Insure that the CRT, teletype, and line printer are placed 'on-line'.
  - b. Insure that computer select switch located on back of line printer is set at 'VAR' or Varian.
  - c. Type; IOLIST on the CRT. The output is as follows:

TE(031) = ECOOTA(030) = CTBB $TL(029) = LP\emptysetZ$  $TO(028) = TY\emptyset\emptyset$  $TI(027) = TY\emptyset\emptyset$  $co(026) = Bc\emptyset\emptyset$  $EO(024) = D\emptyset2B$ SE(023) = DØ2APL(016) = PØØK $ED(015) = NT\emptyset\emptyset$ OS(013) = DØØIES(014) = DØØJSI(002) = CTØØ $SO(003) = CT\emptyset\emptyset$  $PI(004) = CR\emptyset\emptyset$ LO(005) = LPØØ $BI(006) = PT\emptyset\emptyset$ BO(007) = PTØØSS(008) = DØØ4 $GO(009) = D\emptyset\emptysetG$ PO(010) = DØØH $DI(011) = TY\emptyset\emptyset$  $DO(012) = TY\emptyset\emptyset$ CU(101) = DØØESW(102) = DØØFCL(103) = DØØAOM(104) = DØØDBL(105) = DØØCFL(106) = DØØB

d. If the magnetic tape unit is desired to be used to store or output programs in conjunction with the teletype, type the following on the CRT;

; ASSIGN, TL = TYØØ ; ASSIGN, ED = MTØØ

e. If the magnetic tape unit is desired with the line printer, type the following on the CRT;

; ASSIGN, TL = LP $\emptyset\emptyset$ 

; ASSIGN, ED = MTØØ

f. To use the line printer in conjunction with the teletype, type the following

; ASSIGN, TL = LPØØ

;ASSIGN, ED = DUM

g. To use the teletype as the primary I/O device, type ; ASSIGN,  $TL = TY\emptyset\emptyset$ 

;ASSIGN, ED = DUM

The teletype can be used to input and store programs regardless of the peripheral assignment. The primary method to input programs is accomplished at procedure 'g'.

- 3. Scheduling of Tasks will be performed in order to calibrate the test system automatically as well as to begin automated testing:
- a. To calibrate the system automatically, insure that procedure '2.f'. is performed.

Then type

;SCHED, CALIB, 2, FL, F

on the CRT. Afterward, refer to the teletype for further instructions. CALIB will indicate the status of all power supplies including sensitivity deviation, offset error, et cetera.

b. To set the system up to perform automated testing, type the following on the CRT:

;SCHED, TEST, 2, FL, F

This completes the preparation of the Singer test system to perform automated testing.

### MESFET Program Usage

MESFET program usage will consist of the necessary procedures required to perform tests on the Singer. These procedures are:

a. Refer to Figure 66. Figure 66 indicates the input commands to place into main memory from disc compile, edit, and run the MESFET program.




Figure 66. MESFET Program Usage Flowchart.




Figure 66. Continued.




Figure 66. Continued.

b. To store any changes made to the MESFET program type the following:

### REPLACE, MESFET

It should be noted that the VARIAN periodically runs into overflow or loses the starting address of the program. This is indicated by the bit overflow display on the VARIAN or that the address display is not lit at all. It is also indicated by no response from the computer on the teletype when RETURN is pressed. All changes made to the program may not be lost. If the previous conditions occur, loading of the operating system is required according to the previously established procedures. Changes made to the program will most likely be kept in the 'scratch' portion of memory where all changes are made prior to storing them on the disc. Generally, there is no need to call the MESFET program to memory the above problems occur.

When calling up the MESFET program, problems may occur, however. These problems are indicated by the fact that the program may not compile correctly as it did before. This is believed to occur when transferring the program from disc to memory. The problem can be minimized by leaving the disc drive and VARIAN on. The program can also be called from main memory (scratch areas) after a period of disuse, but is best to compile the program to determine if any errors do exist. Common errors not noted in the programming manual are:

- 1. Duplication of lines of code.
- 3. Omission of code.

If these errors do occur, referral to a correct MESFET program listing is suggested to remove the errors.

APPENDIX I
MESFET PROGRAM

```
323
                        高声的由此人的由的长声的由大的大声的大力的大
34.5
                          INNPROCHAT PESTETAN
306
                        ************
300
     PRINT 375
315
3/2
                        **FROGERAR PESPETXXI
300
333
     FAINT 350
. - )
345
     FRIGH 390
42 113 1
493
                 HESET : INITIALIZE THE SINGER TEST SYSTEM
616
                 INIT THE 2 :IMITIALIZE THE THE PROPE USING THE HEXT
415
410
                             THE CHARACUS TO DESCRIBE THE NAND/NOR
417
                             CIFCUIT'S X-Y DIMENSIONS.
610
     :
486
                 1,20, Y-01" : KORS 1-20 AT Y MILS EACH.
425
                 1,20, Y-Dir : COLUMBS 1-20 AT X BILS EACH.
     ;
400
         **#SULFIGE#FULLDIER OF PARAMETER HEASURENERT**
441
40%
4.5
515
     PRINT 510
510
                       ** SOUNCE - FOLL BUSER DC PARAMETER MEASUREMENT **!
     :
117
            **SET OF FOWER SUPPLIES AND MATRIX SYSTEM **
520
521
525
                 ENABLE VS11VS5
                 CLUSE GRUIVSTIVSD
530
535
           ** FIR ASSIGNMENTS AND INITIAL COMMECTIONS **
     :
500
5.63
     :
: 11
                  FIN AT = CHAIR (VOU)
     :
                  PIN AN = UATE
     :
344
                  FIN 45 = SHUNCE
540
501
     :
550
                 Ella 610 40:45: VS5 47
555
                 CON VIH 47: VEL 45
500
    :
           **OFTERMINE DC PARAMETERS OF SOURCE-FULLOWER**
30%
     :
                 :**MEASURE IUSS**
365
570
1000
                 SET VS5 5.0V, 20.0NA
100
                 READ VINH 4
590
                 PKIN1 595 565
                 1765=0;765=1
545
7/20
OO.
                READ VS5 4 INEASURE 1085
£35 :
                MUL, 606, 1000.0
007
                E4, 18, 500
610
6)1
                E4, 20, 600
```

```
1:2
                 £6,29,606
t 15
                 PAIRT 616 28 617
                 1105521
1.0
                 1821
1 . /
     :
. . .
                 GROUP 1330 :CALL FU AND HS SUBROUTIST
. •5
     :
. .
                 GUSUS 2000 :CALL LIMITS SUBROUTINE
; ...
     :
. . . .
100
             FREPARE SINGER TH MEASURE VP
·· • , , s
• 5:
                 D18 650 65
. ...
                 CU's Vol 4c
. . 5
    :
15/
                 DIS Vot 47
671
    :
17.
                 CUR VER AD
\mathfrak{H} \subseteq \mathfrak{C}^*
2.1
                 GUSUS 2260 :CALL FINCH-OFF VOLTAGE (VF) SUNKUUNINE
685
Usin
t · • 1
                 RESET
155
100
701
                 Chanch VS11VS5
705
                 CLOS+ 686; VS1; Vo5
710
                  66N 6N6 45; VOS 41; VS5 47
715
                  LON VEH 46: VAL 45
120
     :
730
     :
                  60808 2840 : CALL THARSCHWOODTARDF (64) SUBROUTINE
735
760
741
                  DIS VS1 Keilten ab
743
                  Clin who abiter of
765
                  GOSUG 4215 : CALL EMERALUAN VOLTAGE (BV) SUBMUUTINE
150
755
           **END SUCKER-FULLINGER OF PAPARETER REASUREMENT**
100
765
     PAT 17 340
110
17% PRINT 350
700
183
                  Hr St I
760
            **COHRENT SUDECE OF PARAMETER MEASUREMENTAN
    :
135
     PRINT 605
800
            **CURPENT SUUNCE DO PARAMETER MEASUMEMENT**
865
510
            **SET UP PUBER SUPPLIES AND MAIRIX SYSTEM**
b15
000
6.25
                 ENABLE VS1; VS5
030
                 CLUSE GNUIVS1: VS5
```

```
000
            **PIN ASSIGNMENTS AND INITIAL CONSECTIONS **
     :
2.31.
     :
2 43
, × .
                    PIL 23 & DEATH
                    ris at a bale
500
      :
                    FIG 42 = SUUNCE
5 P 1
      :
     ;
5 15 51
                 Clits GNU AZIAIIVS5 AS
070
                 CUR YEM ASIVAL 42
825
CON
                    **MEASURE ILSS**
c \leq 2
1 WO
     :
643
                 SET VS5 5.0V, 20.00A
Q \cong Q
                 KEAU WITH 4
465
                 PRINT 500 900
900
                 TV65=0;V65=1
915
                 READ VS5 4 : CALL TO PEASURE SUEFFICITINE (MEASURE 1055)
930
                 MUL, 600, 1000.0
3.10
                 E6,25,515
920
                 £6,26,515
523
                 16, 29, 915
425
                 FeInt 616 25 617
800
Y53
     Palk! 390
646
5.45
                  GOSDO 1330 FLALL HO ALD HS HEASUMERENT SUBRUUTINE
556
800
                  GUSUN SOLE SLALL LIMITS SUDRUUTIEL
406
660
                 D15 GND 41
SILE
                 Cliff VS1 41
5.6.7
$70
                  015 VMH 43
                  LUN VEH 41
:75
470
      ;
                  GUEUB 2280 : CALL PINCH-OFF VULTAGE (VP) SUBROLTINE
48,1,
583
940
                  KESE1
985
                ENAULE VS1: VS5
1650
1005
                CLOSE GELIVSIIVSS
                CC1 END 47; VS1 41; VS5 43
1606
                CUN ANH GIIVAL 42
1617
1615 1
                GOSOB 2840 : CALL TRANSCONDUCTANCE (CM) SUERCOTINE
1626
1021 :
                015 VS1 41; VNH 41
1622
                CON GNO ALIVER 45
1124
1121 :
                GUSUB 4215 ICALL BEFAKUUNN VULTAGE (AV) SUCHGUTINE
1630
1035 :
           **END CURRENT SOUNCE OF PARAMETER MEASUREMENT**
1040 :
1045 :
```

```
1050 FF1/1 346
1655 :
1656 :
          MARCELLE COAP EL FANAMETER MEASONEMENTAX
1615 1
1000 1001 1 1025
1075
            - **FETIVE FEAL CO FARABETER BEASURETERT**!
11-(:
1100
         **SET LP HIVER SUFFLIES AND MATRIX SYSTEM**
1096 :
1090
               RESET
116:
               £* / 56. 1 VS5
1165
1111
               CLUSE BLUINSE
1115 :
1120 EXXXXXII ASSILLABLIS ALE INITIAL CONDECTIONSXXXXX
1100 :
1137 :
                 PIN SO # LEATE(VOD)
1335 2
                 FIR AC = SHIKEL
1167 :
1145
               ( On 600 46; V55 35
1150
               CON YOU STIVEL AN
1156
               SET VED 5.6V, 20.0KA
1155 :
        TINNUTTER ITE OC PARAMETERS OF ACTIVE LUZDAFA
1100
11:5 :
1170
                 *** TEASURE DUSS**
1175 :
               KHALL VIII 4
1166
               FRINT 595 1160
1110
11::: :
1180
               READ VS5 4 ILACL II PEASURE SUBROUTINE (PEASURE IDSS)
1191
               MUL, 1150, 1600, C
1195
               EG, 70, 1190
1000
               Eu, 24, 1150
1260
               £6,28,1190
               PRIM1 016 25 617
1216
1211:
1215 PRIST 390
1223 1
1825
               COSUC 1336 CALL RO AND RS SUBROUTINE
1236 :
12.55
               60000 4215 FLALL WHEARDERN VULTAGE (EV) SUBROUTINE
1640 :
1205 :
          **ELO ACTIVE LEAD OF PARABETER MEASUREMENT**
1256 :
1200 PRICT 390
1276 :
1675 :
1200 :
          **PI AND RS MEASUREMENT SUMFOUTINE**
1295 :
1305 :
1316 CHTG 1950
1315 :
```

```
10.5
1000
              t S.Lu.×
100
100 :
                ****** GIT HIS TEX SUMPLIFIED
1360 4
1355 1
         - a agua lago a Danzello de la come la 1817 U.C. (640) 41 AUSZO USIAG Tur
tour thoughtship breattenbolk :
1000
10/0 :
                     For = VUS2(Ro) = Vos1(ab)/102(Ao) = 101(A0)
10/0 :
1510
               SET VS5 2.0V, 20.0%A :**VD52(EG)**
1510
               KEAL VOUS A
                                      ***** LASUKE 1052 (FO) **
1000
               1.6,72,1300
1885 :
1000
               6640 VS5 4
                                      ***102(k0)**
1463
               66,70,1600
1410 :
1413
               567 v85 1.6V, 20.0:A :**V051(E0):*
               HEAD VOH A
1420
                                      まままいたからいいと マレらょ(せい) オカ
               E4,16,1626
1425
1450 :
1650
               READ VEB A
                                      :**lc1(Rii)**
1440
               E0, 20, 1005
1000 1
                 **FRO FO TEASORIFFAT**
1459 1
1655 :
1450 :
                  ** bt bit +5 t basererelie*
1405 :
14/4 :
         - CALCULATE SATURATION RESISTANCE (RS) AT VGS=0 USING THE
1075 : FOLLOwing bulkland Stir :
1476 1
1455 :
                   ~S = VUS2(FS)-VUS1(RS)/102(RS)-101(RS)
1656 :
1445
               SET VS5 7.0V, 20,0M/ :**V052(H5)**
1500
                HEAU VON A
                                      ***PEASUPL VUS2(H5) #*
1505
                EG, 4E, 1500
1519 :
1515
               PLAU VS5 A
                                      ***INE ASURE JU2 (KS)**
1526
               £6,71,1515
1581 :
               SET VS5 4.6V, 20.0! A :**V051(R5) **
1525
1535
               REAL VIII A
                                      1*** t & A SURE VUS1 (RS) **
1535
               E0,23,1500
1546 1
1545
                HEAD VOS A
                                      :**FEASURE ID1(HS) **
1550
               £6,48,1505
1555 :
150% LUTO 1260 : PRINT RESISTANCE PARAMETERS MEASURED ADOVE? IF NO,
                THEAVE COLMAND AS ISTIF YES, DELETE CUMMAND.
1505
1579 :
1575 PRINT 1580
1586 1
       **LINEAR UN=RESISTANCE (RU) OF THE CHANNEL AT VGS=01
1585 :
```

```
1:50
                Frank 1595 2x 1600
                141 52 (81) 21
15.5
                Trublat
1000
1 - 1 - 1
1619
                relation 1515 (1) 617
1010
                1162(66) 21
(20):
1125
                PRINT 1630 76 1600
1033
                11651 (66) 21
1034 :
                PRINT 1:45 YU :17
1606
1645
                1]()(+6)=1
1050 1
1055 Priol 1056
1: 5: 1
          **SATURATION RESISTANCE (NO) OF THE CHANGE AT VGSEO**!
1145 :
1070
                FRIE 1675 75 1660
1075
                14082 (xf) = 1
1000 :
                PRINT 1700 71 51/
1025
1700
                1112 (85) = 1
1/65 :
               PRILI 1720 7J 1600
1/10
1720
                1 1 1 2 2 ( 1.5) = 1
1785 :
                FRINT 1740 2K 617
1750
17/0
                1/61 (Ka)=1
1745 :
1750 :
                **CALCULATE HILL
1755 :
                500,1000,1000 1++ VL52 (ku) - Vu51 (ku) x*
1/06
1765
                SUB, 25, 70
                               は**102(年6)ゃエレ1(5.0)**
1775
                UIV, 1355, Zr
                             1771
                MUL, 13c5, 1606.0
1775
                E0, Z4, 1305
1780 1
                PRINT 1790 24 1795
1785
                "LINEAR QUERESISTANCE (RO) = 1
17:00
                164451
1795
1805 PP101 490
1810 C
1815 PRINT 1820
1826 1
          **SATURATION REGISTANCE (FS) OF THE CHANNEL AT VOS=0**1
1025 :
                SUB, 1500, 1530 :** VL52 (k3) - / 031 (85) **
1636
1635
                SUB, 21, 2x :**ID2(48) = ID1(46) **
1046
                D1V,1000,2k :***$=(VL52(k5)-VD51(k5))/(IU2(k5)-Id1(RS))**
1841
                MUL, 1500, 1660.6
1845
                £9,24,1500
1650 1
                PRINT 1860 24 1755
1655
1560
                'SATURATION RESISTANCE(RS)='
1865 :
```

```
1110 Fal . 1 340
1: 55 :
1
               RETURN INCLUMN TO MAIN PROBLEMAN
15 3 :
             **Upp at AND AS PEASUREPERT SUBROUTINE **
1010 :
1 11 1 1
1 7435 1
                        : < < < < ki ( i [ kall [ ii >>>>
. 🖫 🔻
               1.61
1476 :
1 - - :
          **LiriTS SUBNEUTIAL**
15 11 :
1505 1010 2210
1400 :
               とわりだれ
Luni
20.5 $
2010 FRIDT 2015
2015
             **CURRENT LIMITS APPLIED TO DETERMINE VP**!
2573 :
         I VP ADOL BY THAT VALUE OF V65 THAT IS REGULRED TO CAUSE FEE
2025
Proof the Abruaria and the life arthered that SET (Intae According to the
2000 Hottlesine :
2646 :
2040 :
                0.50% OF 1658 LIE 16 LTE 1.5% OF 1088
2000 :
2655 18161 396
2000:
                  **DETERMINE LUMNET | LIVISAX
2005 :
2000 :
                1 × + 7 ( = 1 ( 55 × 0 , 7 5 × +
2170
20/5 :
                Hall , The Call to
                                ###Z##]((35x(),C()50*#
2(01
2055 1
31.00
                FK191 2995 28 617 2160
1.
                12621
                1>>>>> 0.50% (F 10851
2100
2100 :
                FRINT 2115 76 517 2120
2110
2115
                120=1
                1>>>>>5.(% Ur Ibast
2126
: 1315
2:40 :
2145 FAINT 390
2150 :
                     **HETERPIPE VOLTAGE LIBITS**
2155 :
2106 :
2165 :
          THE VGS LIMIT IS AS FOLLOWS :
2176 :
                 VG5==10.0V LTE "FEASURED VG5" LTE VG5=.0V"
2175 :
2186 :
                KETURN IMPTURN TO MAIN PROGRAM
2115
2356 :
                NUP : <<<< NU CFERATION>>>>
2210
2220 :
```

```
BERKERH IT CHAUFE VCLTASE TEAGUNEECT'S SUCHOUTITERER
2000
2255 1
2200 0010 2070
2775 1
22.00
               ENTER
21-5 :
4 . ,
               EQ , 24, -6.14
               SET VS1 27, 20.00A
1325
2000 :
               READ VS5 4 : < < < < MEASURE ID>>>>
2330
               0105,23,83
2000
               MUL, 62,74
2540
2365 :
               READ VEH A : KREKKMEABURE VEB>>>>
2050
2055 PEINT 8360 2350 2365
2011( 1482+*********************
2870 :
         DUES THE MEASURED VOS FEET THE CONDITIONS AS SPECIFIED IN
2075 :
2080 THE LIBITS SUBRUITINES
2315 1
               DATA IF VEH 2550 -10.0V 0.6V 2450
2040
2395
               6016 2400
2345 :
          IF SO, VP MAY NOT HAVE HELD KEACHED YET-THEREFORE, GOTO
24111 :
2405 : 2430. IF NOT, OF CANNOT HE REACHED.
2416 :
         DUES THE MEASURED IN REET THE CONDITIONS AS SPECIFIED IN
2415 :
2420 The LIMIS SUBRULTIFE?
2425 :
               DATA IF 27 ZE ZE 2550
2430
2431 :
          whiche ZR = 0.5% UF 1035
046 :
                26 = 1.5% Or 11.05
2445 1
                25 = MF 4 SUMEL IU
2450 1
2451 1
          IF SII, VP HAS BEEN REACHED. THEREFORE, GOTO 2590. IF NOT,
2455 :
2000 IVE HAS NOT BEEN FLACHED YET; THEREFOLD CONTINUE.
2476 :
2000 INDERENTATION VGS AND TO AT EACH INTREMENT OF VGS*********
2490 :
2445 FRINT LR 2446 2505 IL 2496 2500 ZG 2490 2510
2495 1061
2500 1 LTE!
2505 1 10=1
2510 121
2515 :
25%0 PEINT 2525
2525 1951
2525 :
2527 FRINT 340
2530 COTO 2040 :<<<<CONTINUE INCREMENTING VGS AND MEASURING ID>>>>
2535 :
```

```
2570 Frigt 2545
2545 THEREREPERSON OF THE VILLAGE (VE) CALMOT BE FLACIS VEREFREERE
2540 1
2550 FRIDT 390
21:55 :
2500 (814) 2505 2300
565 1
          VISS=1
₹506 €
2567 PHIRT 2570 2486
2570 1
          10=1
2575 :
               GUTU 2520 INFTURN TO MAIN PROGRAM
2580
2505 :
2590 FRINT 2595 2350
2535 1
         FINCH-UFF VULTAGE (VF)=1
2011:
2005 FRINT 2510 2496
                             111=1
2010 1
2015 :
2020
               - HETURN IFETURN TO MAIN PROGRAM.
2. 25 :
2635 1
               ADD. 2350, -0.1V
25/10
2641
               EG, 25, 2350
2545
               SET VS1 Zr, 20.0MA
21.50 :
2055 GOTH 2330 : CBHTINOL ( FASURING 10 AND VOS.
2100 Innexamentare and the Plate wift (VP) Subhill Indexes been been as
2655 :
              NOP
2676
2046 :
3800 :
               *****THANSCORECCTANCE (GM) SUBROUTINE***
2516
2615 :
2826 6010 4195
2835 :
               ENTER
2040
2005 1
2650 PHINT 2055
                       **DETERMINE GM**!
2855 1
2000 :
               SET VS5 5.0V, 20,0MA :**VD5=5.0V**
2925
2436 :
2935
               SET VS1 0.0V, 20.0MA :**VG54=0.0V**
               READ VS5 4
21:40
                                     ***NEASURE IDA**
               EH, ZL, 2940
2941
                                     ***NEASUPE VGS4**
               HEAD VMH 4
2945
2956 :
               SET VS1 -0.5V, 20.0MA :**VG53=-0.5V**
2955
                                     ***MEASURE IDS**
2960
               READ VOS 4
               Eh, ZN, 2900
2901
               REAU VMH 4
                                     ***MEASURE VGS3**
2905
```

```
297 . :
2775
                51.5,71,78
                                       1××31.4~1113+*
29000
                50%,2945,2965
                                       ****GS4=VJS3>*
2580
               U11,76,2645
                                       まゃょしいまだまりないよいる/VしちみゃVしちごぉゃ
2. ( :
2 . . .
               SET v81 -1,00, 20,00A ***VL88#-1,00**
3666
               KEAL VS5 4
                                       こもままいしんらいべた ゴシシャメ
1000
                £0.7×,3000
3 (16)
                REAU VILL 4
                                      ***FEASURE VG52**
3010 :
3015
               SUC, LA, ZK
                                      1**103~102**
3020
                $60,2406,3000
                                       1**V655~V552**
3625
                DIV, 20, 2955
                                       ***662*103=102/V683=V652**
3(35 :
3035
                SET VAL -1.5V. ROLUMA :**\US=-1.5V**
3640
                FEAD 755 4
                                       こませだしみらけんし コレコネメ
3641
                t0,22,3040
3045
                READ VITE 4
                                       ***hEASURE VGS1**
3650 :
3000
                500,70,26
                                        ****************
3000
                SUF, 3005, 3045
                                        ***VGS24V651**
3665
                LIV, /4, 3665
                                        1**6*3=102-101/V652-V651**
3070 :
3075
                Aliberations
                                        14×681 + 682**
3116
                                       1**GH1 + GM2 + GM3**
               AND, LL, Zm
3005 :
3050 :
                - **总包工包括约2.500 (15.50)
3695 :
3101
                                       ***6%*(6%1+6%2+6%3)/3.0**
               LIV, ZL, O. O
3105 :
3116 :
                 **THANSCONGULTANCE (GH) **
3115 PRIMI 3120
3120 1
                **THANSEUNDULTANCE (GM)**!
3125 :
3130 FRIGT 3140 ZL 3145
3140 1
          ( in z !
3145 MAILLIMHUS!
3150 :
               RETURN INCOURS TO HAIN PROGRAM
3155
3160 :
3165 :
           **END TRANSCOMBUCTANCE (Gm) SUBMOUTINE**
41/0 :
4185 :
                NOP
4185
426 :
4201 5610 4545
4205
               ********EAKDOWN VOLTAGE (BV) SUDROUTINE***
4210 :
4215
               ENTER
4230 :
               EG, 15, 1000.0 IMAXIMUM DIFFERENCE IN SLUPE
4235
4235 :
               £6,27,0.0
4240
```

```
4245
                16,64,8.0
4:50
                E4. (1,0.5
4250
                E6,46,0.0
4200
                t0,74,1.0
4600
                £0,66,0.0%
4207 :
276
                SET VSD ZL, 20.00A
4271 :
4675
                READ VS5 4 :101
4250
                READ VITE 4 : VUS1
4201 :
4285
                ADD, 20,1.00 :INCHEMENT VS5=VDS RY 1.0V
4230
                SET VS5 70, 20,00A
4291 :
                READ VS5 4
4235
4300
                E012K14295
4501 :
4365
                READ VMH 4
4030
                EG, ZE, 4305
4310
                EQ, Zb, 4305
4316 :
4326
                DATA IF ZV ZG ZH 4350 :06TERMINE SLOPE #1 IF ZV=0.5;ELSE
4322
                                         : DETERNIAL MEXI SLUPE IF ZV#2.0
4323 :
4325 :
           **DETERMINE FEXT SLUPE
4327 :
4530
                SUb, LA, Zt
4335
                SUB, ZJ, ZK
4540
                US,AS,VIU
4342 :
4347 :
4350
                DATA IF ZE ZE ZE 4400 :IINCREBERT VS5=VDS BY 0.5V IF
                                         :ZF=2.0; ELSE DETERMINE SLUPE #1
1352
4354
                                         :1F ZF#0.5.
4355 :
                500,4305,4295
4300
4361 :
4365 :
           **DETERMINE SLUPE #1 **
4376 :
4375
                SUP, 4305, 4200
4380
                SUB, 4255, 4275
4365
                DIV, 4305, 4295
4340
                EU, 71, 4305
4395 :
                ADD, 20,1,0V :INCHEENT VS5=VUS BY 1.0V
4400
4435
                SET VOS ZO, 20.0MA
4410 :
                HEAD VS5 4
4415
4420
                EG, ZJ, 4415
4427 :
                HEAD VMH 4
4425
                EU, 21, 4025
4431
4435
                E4, ZA, 4025
```

```
4441
                EU, 71, 4025
4402 :
4440 :
          **DETERRIBE LEXT SLEFERX
446/ :
44311
                SU5, 41,26
4455
                SUB, ZJ, ZK
                DIV, LI, LJ
400
4455
                Sub, ZI, Zr
4457 :
4470
                DATA IF 71 ZT 28 4515 IIS DIFFERENCE IN THU HEASURED
                                       ISLUPES LESS THAN OR EGUAL TO
4472
4474
                                       $1000.0 7 IF SO, BY HAS NOT BEEN
4470
                                       IRLACHED YET. THEREFORE, INCHEMENT
4475
                                       :VS5=VDS BY 1.6V AND CONTINUE. IF
4480
                                       INDT, THE SLUPE DIFFERENCE IS
4502
                                       IGREATER THAN 1000.0. THEREFURE,
4463
                                       16V HAS BEEN REALHED.
44K5 :
4490 1 HINT 4695 25
AAGS INKEAKUUNK VULTAGE (EV) #1
4501 :
4505
                GUTO 4535 TRETURN TO MAIN PROGRAM
45)0 :
4515
                EQ, 44, 2.0
4520 :
4525
                GUTU 4285 :INCREMENT VS5=VUS BY 1.0V.
4530 :
4535
                RETURN INETURN TO MAIN PROGRAM.
4535 :
4545
               NUF
4550 :
4555 :
              **SINGLE GATE A(8GA) AND DUAL GATE E,C(LGH,UGC) DC**
                             **FAFAMETER MEASUREMENT**
4557 :
4505
                RESET
4570 :
45/5 :
          **SET UP FOWER SUPPLIES AND MATRIX SYSTEM**
4576 :
453C
                ENABLE V51: V52: V55
4585
                LLUSE GRU: V51; V52; VS5
4590 :
4595 :
          **PIN ASSIGNMENTS AND INITIAL CONNECTIONS**
4596 :
4500 :
                  PIN 34 = INPUT o (UGB >> GATE)
4605 :
                  PIN 35 = INPUT C (DEC >> GATE)
4610 :
                  PIN 30 = GAD (SOURCE)
                  PIN 37 = INPUT A (SGA >> GATE)
4615 :
4620 :
                  PIN 4A = DRAIN
4625 :
                COU GNU 36;37; v52 34;35; VS5 44
4636
4635
                CUN VEH 44; VML 30
4040 :
4645
                SET VS5 5.0V, 20.0MA :APPLY 5.0V TO DRAIN
4656 :
```

```
4000
               SET VS2 -3.0V, 20.0NA :ASSUME VEEHS.OV FOR DGB AND DGC.
4676 :
                READ VMH 4 : VUS AT VGS=0.0V
4675
4650 :
4005
               NEAU VOS A INCASURE 1055 FOR SGA
4086
                MUL, 4005, 1000.0
087
                16, 15, 4635
4586
                ku, 24, 4685
4085
                EG, ZR, 4685
4690 :
4645 :
          ** ULTERMINE VP OF SGA**
4760 :
4705
                GOSUB 2006 : CALL LIMITS SUBFOUTINE
4710 :
4/15
                015 6NO 37
4/20
                UIS VIEW AA
4/25
                CON VPH 37
4/30
                CON VS1 37
4/35 :
4736 FRINT 4737
4737 1
                  MEASURE VP OF SGAT
473% :
4740
               GUSUB 2260 : CALL VP SUBROUTINE TO MEASURE VP OF SGA
4745 :
4750
               EG, 20, 2335 : SET 70 EQUAL TO VP
4755 :
4700
                U18 VS2 34;35;V51 37
4700
               CUN VS2 37
4/76 :
4775
               SET VSS ZU, 20.0MA LLEAVE SGA AT VP.
4750 :
4705
               CON GNU 34
1767
                UIS YMH 37
4740
                CON V4H 44
4791 :
4792 FRINT 4793
4795 1
                MEASURE DUAL GATE 6 (DG6) DC PARAMETERS!
4794 :
4795 :
          **BEGIN DUAL GATE H(DGB) DC PARAMETER MEASUREMENT**
4/40 :
4800
                READ VS5 4 IMEASURE 1088 FOR DUAL GATE B (DGB)
4505
                MUL, 4650, 1000.0
4516
                EG. 75, 4800
4615
                EB. 24, 4500
4821
                EQ, ZK, 4800
4621 :
4825
                PRINT 016 ZS 617 :FRINT IDSS OF UGU.
4830 :
                GGSUB 1330 ICALL RU AND KS SUBRUUTINE
4633
4840 :
4845
               GOSUB 2000 :CALL LIMITS SUBRUUTINE
4650 :
               UIS GNU 34
4655
```

```
4 retent
                CUN VS1 34
4111
                UIS emn da
48.65
                CUR VUH 34
4671 :
                DOSON 2240 :CALL VE SUFFICETIVE
1875
1670 3
                E0, 73, 2335
-080
46.65 :
                GPSUR 2840 :CALL TRANSCORDUCTANCE (GB) SHORUUTINE
4540
4695 .
4966
                DIS VS1 34; VI.H 34
4505
                CON CHU 34; VEN 44
4416 :
                60506 4915 :CALL BY SUCHDUTINE
4315
4520 :
           **ERD DUAL SATE B (DIBB) OF PARAMETER MEASUREMENT**
4925 :
4430 :
           ** CCGIN DUNG GATE CIDGO) DO PARAMETER MEASUMEMENT**
4935 :
484C :
                018 600 0A
4 145
                60N 6AU 35
490L
4705 :
                READ VSS & TREASURE 1055 FUR DUAL GATE CLUGC)
4100
                KUL, 6400, 1000.0
4765
                E0, 25, 4900
4 37 6
                E6,20,4900
4475
4 000
                EN, ZH, 4HOD
4 105 :
                GOSOB 1330 : CALL HE AND RS SUBROUTING
4 191
4 19/2 :
                GUSUB 2000 : CALL LIMITS SUDRUUTINE
50 6
5 11 5 1
                u15 6hu 35
5010
                CON VS1 35
5015
                UIS VIIM 44
5016
                CUN VAN 35
5645
5030 :
                GOSUE 2200 : CALL VP SUURBUTINE
5015
5040 :
                LR. ZP. 2335 ISET ZP POUAL TO VP OF DGC
5115
5050 :
                GOSUD 2840 ICALL BY SUPROUTINE
5.55
5060 1
                UIS VS1 351Vhh 35
5.05
                CUN GNU SSIVAN 40
5.170
51/5 1
                GOSUO APIS :CALL BY SURRUUTINE
5 H v
5 115 1
           **END DUAL GATE C(GGC) OC PARAMETER MEASUREMENT+*
5190 :
5115 :
           ** BERGIN SINGLE GATE ALSGAD DC PARAMETER MEASUREMENT**
5110:
5115 4
                 HESET
5110
```

```
5115 :
5:23:
          * A SET OF PUREN SUPPLIES AND NATHER BYSTEP**
5 (35 :
5.00
                ENAMUE VS1; VS8; VS5
5130
                LLCOR 6:0: V31: V82: V53: V55
51. :
 65
                 REINITIAL CUMARETIONS**
 . 30 :
5100
                CON GNU 36: VS1 37: VS2 34: VS3 35: VS5 44
                CON VAN 37: VAL 30
5150
5165 :
51/6
                SET VSS 71, 20.004 ISET DEM AT VP
                Set VS3 ZE, VO.CIA :SET DEC AT VP
5175
                SET VSS 5.0V, 20.0KA CAPPLY 3.0V 10 BRAIN
51 b (
5115 :
5150
                PRINT 010 4665 017 :PMINT 1005 FOR SINGLE GATE A(SGA)
5195 :
5250
                69508 2000 : (ALL RG AND RS SUBRUDTINE
5200 :
5210
                BUSUB PRAC : LALL BE SUPROUTINE
5211 1
                015 VS1 37; VEH 3/
5220
                CON GNU 3711 MM 44
3275
5230 :
                60508 4215 ICALL BY SUBROUTINE
5235
5240 i
          **END SINGLE DATE A(SEA) DO PARANETER REASOREMENT**
5245 .
5256 2
5355 1
          ** PEASON OLIGE OF PARAMETER REASONAMENT**
3456 3
5200
                パとのとう
5295 :
 55 :
          **SLT OF PUNER SUPPLIES AND DATRIX SYSTEMAX
 210 :
5/15
                EMABLE VS5
5200
                CLUSE GLUIVS5
5235 1
          **PI'S ASSIGNMENTS AND INITIAL CONNECTIONS**
1 246 :
$205 :
                  PIN 45 = ANDOLLA
5000 1
f 3005 1
                  Pln 45 = (aln(a)t(C)
5310 :
5315
                CON 600 431V55 45
Sugar.
                CON VMH 45: VML 45
5325 🖫
5330 1811 3335
3535 1
          SUNUTTAY DIGLES! FORWARD THRESHOLD VOLTAGE(VF) MEASUREMENT!
1300 :
55.15 1
          **DEGIN SCOUTING DIDDES! FORMARD THRESHILD VCETAGE (VF) **
5330 :
                                 **NEASUREFERT**
5050
                E0, ZS, 1, 0V
5300
                SET VS5 20, 20.00A
5305 :
```

```
5376
                KEAD YOH 4 IFEMSURE VULTAGE
5070
                PRINT 5560 5570
75 3 36 16
                    V = 1
44.5 :
~ ~ 4.1
                READ VS5 4 IFLASURE CURRENT
                FRINI 5400 5396
 4.5
13.40
                    1:1
3405 :
                DATA IF VS5 5590 0.5MA 1.0MA 5460 :IS MEASURED CURRENT
5016
                                                     INJTHIN THE INDICATED
2017
5320
                                                     :LIMITS ? IF 50, VE
5425
                                                     THAS REER REACHED. IF
                                                     :NUT, CONTINUE INCHE-
5433
                                                     INERTING VS5 BY 1.0V.
5435
5340 :
5445
                AUD, 25,1.0V
5450
                6076 5360
3-23 :
                PKIN1 5205 0074
5000
5455
                1 Vrs!
5770 1
5475
                FRINT 5480 5375
5:00
                11 s Vr=1
5465 :
          **END SCHOTTEY DIDDEST FORWARD THRESHOLD VOLTAGE (VF) **
Sauty 1
3493 :
                                 **NE ASORENERTX*
5000 :
5305 PRINT 5510
5:16 1
          SCHOTIKY DIDLES! REVENSE THRESHOLD VOLTAGE (VR) MEASUREMENT!
4515 :
          **FEGIX SCHLITTKY DICHES! REVERSE IHRESHULD VOLTAGE(VR)**
 : نايم
 365 :
                                    ** MEASURENERT **
33.51
2235
                RESET
1:41 1
1045 1
           **SET HE FUNEE SUFFLIES AND MAIKIX SYSTEMAX
1550
מרבר
                thablt Vob
5555
                CLUSE CHAIVSD
bort :
55/6 :
           ** It 131AL CUtite 110mS**
51/5 4
                (1), with A5; 155 03
5216
*: o:
                LITTE ATH ESTABLE AS
32 11 1
56.51
                1 . . L . . . 1 . W. V
1000
                317 V35 75, 26.60A
2002 1
*-11
                -FAU VIN & INCASURE VULTAGE
5011
                PRIST 5080 5010
502C :
5070
                MEAU VOS 4 INEASURE CURRENT
                FRI . 1 5400 5025
5636
```

```
50055 6
                UPTA 18 VS5 5825 -1.084 -2.084 5005 :IS THE MEASURED
20.00
                                                        : CURRENT WITHIR THE
1 h . . .
                                                        :Jauleaten Limits ?
10 1 15 1
                                                        : In SO, VR HAS BEEN
. . . .
                                                        PREACHED. IF NUT.
4000
                                                        : CUNTILUE INCREMEN-
A tit
                                                        :11k6 vS5 cY 1.0V.
5.73
50/5 1
                AUD, 25,1.0V
5000
                6010 5000
21 33
5000 3
                PKINT 2405 2010
3200
5/07 :
                PRINT 5480 5685
57.05
5710 :
          *** NO SCHOTIKY DILPES! REVERSE THRESHOLD VOLTAGE (IK)
5/15 :
                                  ** PENDLIKE MUNIAX
3180 3
5725
                  **NEGIN RESISTANCE NEASUREMENT**
Seute 1
thomas :
: 16
               KESEL
51.15 %
                  **INITIAL CONNECTION 5**
5026 :
5080 3
                 SUN KIR 441KAL 48
30 3 W
ე⊧პე ÷
                  WAMEASURE TEST RESISTERAN
50.40
5545 1
5650
                READ RON A THEAD DISTINCTER
1.8 65.5
                 883 NT 0500 5050
                 TIDGE RESISTORET
50,00
3000 E
6176
                KESET
5575 :
5000 :
                 **1011 FAL CURRECTIONS**
5005 :
                LUN RUN 441KAL 36
51.21
5090 :
5,6(i( :
                 **NEASURE PROOF RESISTOR**
1.5 of: 5
                REAU RAH 4 IKEAN UNTMETER
5910
                 PRINT 5920 5910
5815
5520
                 THROOL FESISIORET
5:25 1
                 INDEX TAC 5930 : IF ALL CHIPS IN THE SPECIFIED ARRAY HAVE
53000
51.35
                                 IBLER TESTED, GUTH LINE 5455. IF NOT.
                                 $6016 LINE 510 AND CONTINUE TESTING.
2443
5943
                 50TU 515
5950 :
                 PRINT 5460
5953
5400
                 TOUNE WITH AKRAY!
5455 :
                END LEND UP MESFET PROGRAM.
5970
```

## APPENDIX J FOUR-BIT ACCUMULATOR TEST RESULTS AND CONCLUSIONS


#### APPENDIX J

## FOUR-BIT AFIT/AFAL ACCUMULATER TEST RESULTS AND CONCLUSIONS

The objective of the work to follow is to present the procedures, obtain results, and draw conclusions from the autommated testing of the 4-bit AFIT/AFAL accumulator chip, Figures 67 and 68. The accumulator was designed and developed by the Microprocessor Design course (EE 6.95/6.96) students at AFIT in the Spring and Summer Quarters of 1978. The advisor and teacher for this effort was Major J. M. Borky. The accumulator was developed and finally fabricated using the AFIT and AADE integrated circuit fabrication facilities. The Singer tester was used to perform the testing of the accumulator.

#### Design Operation of the 4-Bit Accumulator

Referring to Figure 67, the accumulator accepts 4 data inputs (DBØ-DB3) with a total of 2<sup>4</sup> or 16 combinations as shown in Table XIII. The accomulator is to perform the following data operations: parallel load, shift left, shift right, rotate, and nothing. Control signals CACCØ, CACCl, and CACC2 control the operations which are listed in Table XIV.






Figure 68. 4-Bit Accumulator Chip.

Table XIII. 4-Bit Accumulator Input Data.

DB3	DB2	DB1	DPØ
0	0	Ö	0
0	0	0	1
0	0	1	0
0	0	1.	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1 1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	_ 1	1

The accumulator was designed and developed using silicon gate P-MOS transistors. The use of P-MOS devices requires the use of negative logic inputs. The accumulator also requires two phase clock signals,  $\phi_{x}$  and  $\phi_{y}$ , to transfer the data (DBØ-DB3) to the outputs ACC/-ACC3 according to the appropriate set of control signals. The gate requires two biases:  $V_{\rm dd}$  at -7.0V and  $V_{\rm gg}$  at -14.5V. A reset control signal, CRST, is included to reset the accumulator to zero. Since negative logic is used, a logic 1 is set at -7.0 and a logic 0 at, 0.0V or ground potential. These inputs and their appropriate logic levels are listed in Table XV. The timing diagram of Figure 69 indicates the relationship of control to phase clock signals to be used to shift data. The designers of the accumulator design the device to shift data after  $\phi_{x},\phi_{y}$  phase clocks were applied to the device.

#### Automated Testing of the 4-bit Accumulator

A means was needed to test the 4-bit accumulator after its fabrication at AFWAL/AADE. The Singer tester was a logical choice to test the accumulator at the wafer level. In order to test the device, a probe card was required to be developed to interface the device with the Singer tester. The probe card was inserted into the TAC probe unit just as in the testing of the MESFET. Table XVI lists the functions of the bonding pads and the assigned probe card pin numbers.

Automated Testing Procedures. Now that the functions of the various signals have been noted, it is now time to state the testing procedures used to determine the performance of the 4-bit accumulator. The following is a simple algorithm adopted for one particular testing procedure for the Singer tester:

- 1. Reset the Singer tester.
- 2. Set up the appropriate power supplies.
- 3. Input desired data.
- 4. Apply desired control signals to either parallel load, shift left, shift right, or rotate the deisred data.
- 5. Apply  $\phi_x, \phi_v$ .
- 6. Stop.

The above algorithm was implemented into a program to be used on the Singer Tester.

Automated Testing Results and Conclusions. The objective of the testing of the 4-bit accumulator was to determine if it was capable of performing the data operations as indicated in Table XIV. The little known fact in the testing of the 4-bit accumulator was that of the clock rates that were required

to transfer data to the outputs ACCØ-ACC#. This was not available in the provided documentation nor from a consultation with one of the designers of the accumulator. From Chapter VI, it was noted that the highest frequency available on the Singer was about 62.5 Hz. Consultation with the advisor indicated that the clock rates required for the accumulator were somewhat higher. As a result, no valid data was obtained from the accumulator testing. The main problem experimented in using the Singer was that the clock rates and therefore the period and pulse widths of the control signals could not be controlled. Given the fact that these characteristics were unknown, made it even more difficult to provide the proper signal characteristics required by the Singer. The source code was not capable of providing the proper signal characteristics required by the accumulator whatever they were. The source code provides mainly for static testing only and is limited to the testing of DC parameters. A further study of this area is presented in Chapter VI.

In conclusion, the Singer tester is not capable of providing variable clock rates to the degree of flexibility required by some circuits. From the testing it was discovered that the source code was also not capable of providing the clock pulses  $\phi_{\mathbf{x}}, \phi_{\mathbf{y}}$  as in Figure 69 due to the fact mentioned above.  $\phi_{\mathbf{x}}$  would simply overlap  $\phi_{\mathbf{y}}$ . The automated testing of the 4-bit accumulator served as a basic exercise to understand the Elucidate testing language and testing techniques, the Singer tester itself and its capabilities. This experience aided in the development of the automated testing programs to test the GaAs MESFETs of Figure 19.

Table XIV. 4-Bit Accumulator Control Signals.


CACCO	CACCI	CVCC5	FUNCTION
0	0		PARALLEL LOAD
0	I		SHIFT LEFT
1	Ö	0	SHIFT RIGHT
1	0	1	ROTATE
1	1		NOTHING

Table XV. 4-Bit Accumulator Voltage Inputs.

VOLTAGE INPUTS	HIGH	LOW
CACCØ-CACC2	-7.0	0.0
DBØ-DB3	-7.0	0.0
CRST(RESET)	-7.0	0.0
v <sub>DO</sub>	-7.0	0.0
$v_{ m GG}$	-7.0	0.0
Øx	-7.0	0.0
øy	-7.0	0.0
CARPØ	-7.0	

Table XVI. 4-Bit Accumulator Probe Card Interface Connections.

BONDING PAD FUNCTION	PIN NUMBER
ACC1	1
ACC2	2
DB2	3
CARRI	4
DBI	5
RESET	6
DBØ	7
CACC2	8
CARRYØ	9
CACCØ	11
DB3	10
CACCI	1.4
ACC3	13
ACCØ	12
V <sub>GG</sub>	15
φ <sub>x</sub>	16
GND	17
A <sup>DD</sup>	18
φ <sub>y</sub>	19
v <sub>gg</sub>	20



Automated Testing Procedures. Now that the functions of the various signals have been noted, it is now time to state the testing procedures used to determine the performance of the 4-bit accumulator. The following is a simple algorithm adopted for one particular testing procedure for the Singer tester:

- 1. Reset the Singer tester.
- 2. Set up the appropriate power supplies.
- 3. Input desired data.
- 4. Apply desired control signals to either parallel load, shift left, shift right, or rotate the desired data.
- 5. Apply  $\phi_{\mathbf{x}}, \phi_{\mathbf{y}}$ .
- 6. Stop.

The above algorithm was implemented into a program to be used on the Singer Tester.

Automated Testing Results and Conclusions. The objective of the testing of the 4-bit accumulator was to determine if it was capable of performing the data operations as indicated in Table XIV. The little known fact in the testing of the 4-bit accumulator was that of the clock rates that were required to transfer data to the outputs ACCØ-ACC3. This was not available in the provided documentation nor from a consultation with one of the designers of the accumulator. From Chapter VI, it was noted that the highest frequency available on the Singer was about 62.5 Hz. Consultation with the advisor indicated that the clock rates required for the accumulator were somewhat higher. As a result, no valid data was obtained from the accumulator testing. The main problem experienced in using the Singer was that the clock

rates and therefore the period and pulse widths of the control signals could not be controlled. Given the fact that these characteristics were unknown, made it even more difficult to provide the proper signal characteristics required by the Singer. The source code was not capable of providing the proper signal characteristics required by the accumulator whatever they were. The source code provides mainly for static testing only and is limited to the testing of DC parameters. A further study of this area is presented in Chapter VI.

In conclusion, the Singer tester is not capable of providing variable clock rates to the degree of flexibility required by some circuits. From the testing it was discovered that the source code was also not capable of providing the clock pulses  $\phi_{x}$ , y as in Figure 69 due to the fact mentioned above.  $\phi_{x}$  would simply overlap  $\phi_{y}$ . The automated testing of the 4-bit accumulator served as a basic exercise to understand the Elucidate testing language and testing techniques, the Singer tester itself and its capabilities. This experience aided in the development of the automated testing programs to test the GaAs MESFETs of Figure 19.

## APPENDIX K SINGLE GATE DC PARAMETER MODEL DATA

TABLE XVII DC Parameter Data For Source Follower Characteristic Curves, Figure 14.

I <sub>DSS</sub> (mA) = 11.6						
	$V_{p}(V) = 08.0$					
ļ		g <sub>m</sub> (mmho	) = 2.2			
		R <sub>d</sub> (ohm)	= 3.0			_
		D (01 )	7 (0)		I <sub>D</sub> (mA)	
V <sub>DS</sub> (V)	V <sub>GS</sub> (v)	R <sub>o</sub> (Ohm)	R <sub>s</sub> (Ohm)	CALC.	MEAS.	REGION
0.0 0.5 0.0 1.5 2.0	0.0	184	2500	0.0 2.71 5.84 8.1 10.8	0.0 3.2 6.0 8.4 10.3	LINEAR
2.5 3.5 4.5 4.5 5.0	0.0	184	2500	11.7 11.96 12.1 12.33 12.52 12.7	11.5 11.9 12.0 12.3 12.5 12.6	SAT
0.0 0.5 1.0 1.5 2.0	-1.0	229	2500	0 2.18 4.80 6.55 8.73	0 2.8 5.2 7.2 8.8	LINEAR
2.5 3.0 3.5 4.0 4.5 5.0	-1.0	229	2500	9.04 9.22 9.40 9.69 9.77 9.95	9.4 9.6 9.8 10.0 10.2	SAT
0.0 0.5 1.0 1.5	-2.0	294	1785	0.0 1.7 4.0 5.1	0.0 2.4 4.4 5.8	LINEAR
2.0 2.5 3.0 3.5 4.0 4.5 5.0	-2.0	294	1785	6.55 6.79 7.03 7.27 7.51 7.75 7.99	6.9 7.5 7.6 8.2	SAT

				1 <sup>D</sup>	(mA)	
V <sub>DS</sub> (V)	v <sub>GS</sub> (V)	R <sub>o</sub> (Ohm)	R <sub>s</sub> (Ohm)	CALC.	MEAS.	REGION
0.0 0.5 1.0	-3.0	416	2500	0.0 1.2 2.7	0.0 1.8 3.0	TAZ
1.5 2.0 2.5 3.0 3.5	-3.0	416	2500	4.1 1.5 4.73 4.90 5.0	3.8 4.4 4.6 4.8 5.1	SAT
4.0 4.5 5.0				5.25 5.4 5.59	5.2 5.6 5.7	SAT
0.0 0.5 1.0 1.5	-4.0	675	2500	0.0 0.8 1.6 2.3	0.0 0.8 1.6 2.0	
2.0 2.5 3.0 3.5 4.0 4.5				2.7 2.9 3.1 3.2 3.40 3.65 3.80	2.4 2.6 2.8 3.0 3.2 3.4 3.6	
0.0 0.5 1.0 1.5 2.0	-5.0	1250	2500	0.0 0.4 0.8 1.2 1.5	0.0 0.14 0.8 1.1 1.2	LINEAR
2.5 3.0 3.5 4.0 4.5 5.0	<b>-</b> 5.0	1250	2500	1.75 1.88 2.00 2.15 2.28 2.42	1.4 1.59 1.7 1.9 2.0 2.2	SAT
0.0 0.5 1.0	-6.0	2500	2500	0.0 0.2 0.4	0.0 0.2 0.4	LINEAR

				I <sub>I</sub>	) (mA)	
V <sub>DS</sub> (V)	V <sub>gs</sub> (V)	R <sub>O</sub> (Ohm)	R <sub>s</sub> (Ohm)	GALC.	NEAS.	REGION
1.5 2.0 2.5 3.0 3.5 4.5 5.0	-6.0	2500	2500	0.66 0.76 0.86 0.96 1.05 1.16 1.26	0.70 0.80 0.82 0.98 1.10 1.20 1.22 1.40	SAT
0.0 0.5 1.0	-7.0	5000	2500	0.0 0.1 0.2	0.0 0.2 0.22	LINEAR
1.5 2.0 2.5 3.5 4.5 4.5 5.0				0.26 0.33 0.39 0.46 0.52 0.59 0.66 0.73	0.30 0.40 0.42 0.46 0.70 0.80 0.81 0.82	SAT
0.0 0.5 1.0	-8.0	10000	2500	0.0 0.05 0.1	0.0 0.1 0.15	LINEAR
1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0	-8.0	10000	2500	0.12 0.16 0.24 0.26 0.28 0.319 0.36 0.40	0.2 0.21 0.39 0.40 0.41 0.42 0.44	SAT

#### APPENDIX L

ALTERNATE METHOD TO RESOLVE CURRENT
MEASURING INACCURACY OF THE SINGER TESTER

#### APPENDIX L

## ALTERNATE METHOD TO RESOLVE CURRENT MEASURING INACCURACY OF THE SINGER TESTER

The purpose of this appendix is to present a method used to attempt to resolve the current measuring inaccuracy of the Singer tester. According to the results presented in Chapter V, MESFET drain currents were inaccurate by as much as 1.lmA. An inaccuracy such as this value prevented the MESFET program to determine the pinch-off voltage of a MESFET. Comparisons between curve tracer photographs (I-V characteristics) and the results obtained with the Singer were made to determine that a problem with the tester truly existed. To verify this problem, a simple program to measure resistance was written and implemented on the Singer as follows:

- 100 RESET
- 110 ENABLE VS5
- 120 CLOSE GND; VS5
- 130 CON GND 40; VS5 35
- 140 SET VS5 5.0V, 100.0mA
- 150 CON VMH 35; VML 40
- 160 READ VS5 4
- 170 READ VMH 4
- 180 PRINT 190 160
- 190 'I='
- 200 PRINT 210 170
- 210 'V='

220 PAUSE : PROGRAM HALTS UNTIL PROGRAMMER

230 INSTRUCTS PROGRAM TO CONTINUE.

240 PRINT 250

250 ' '

260 GOTO 160: MEASURE NEXT RESISTANCE VALUE.

270 END

A decade resistance box was connected across pins 35 and 40 of the performan e board. The resistance was increased by 1,000 ohms when the program halted each time at line 220 above. The maximum resistance set on the decade box was 50,000 ohms. The voltage was set at 5.0V with current measured at each value of resistance. The actual current was calculated using ohms at each value of resistance. Experimental currents were measured on the Singer for each value of resistance.

The results obtained and the error factors are shown in Table XVIII for values of resistance between 5,000 and 50,000 ohms at 5,000 ohm increments. The error factors were calculated by dividing calculated values of current by the measured values.

Table XVIII Current Measuring Accuracy of the Singer

	CALCULATED	MEASURED	ERROR
RESISTANCE(Ohms)	CURRENT (mA)	CURRENT (mA)	FACTOR
5000 10000 15000 20000 25000 30000 35000 40000 45000 5000	1.00 0.50 0.33 0.25 0.20 0.17 0.14 0.12 0.11	1.86 1.35 1.35 1.12 1.08 0.02 1.01 0.99 0.98 0.96	0.53 0.37 0.37 0.22 0.18 0.17 01.3 0.12 0.11

Error factors for currents for resistances between 1,000 and 50,000 ohms were obtained but not shown in the table. A mean error factor value was then obtained for several values of current throughout the resistance range. The MESFET program was then set up to multiply a drain current by the appropriate error factor when the measured current was within the current range for the specified error factor.

Using the above method to obtain the proper drain currents did not prove fruitful. The objective was to develop a simple method to resolve the current measuring inaccuracy of the Singer as discussed in Chapter V. Solving this problem would hopefully provide the capability to obtain pinch-off using the MESFET program since current measuring accuracy is important.

Another but similar method was then attempted to resolve the current accuracy problem. Without going into detail, curve tracer I-V characteristics (Figure 70) were obtained for a SOURCE FOLLOWER MESFET. The same MESFET was then tested on the Singer to determine experimental values of drain current (Table XX). Error factors were determined for values of current as shown in Table XJX.

Table XIX. Error Factors Used to Resolve Current Measuring
Inaccuracy of the Singer.

CURRENT RANGE (mA)	ERROR FACTOR
4.0 to 8.5 3.0 to 3.9 2.25 to 2.9 1.70 to 2.24 1.45 to 1.69 1.27 to 1.44 1.20 to 1.26	0.84 0.74 0.64 0.54 0.45 0.38 0.30

Table XIX Continued.

CURRENT RANGE (mA)	ERROR FACTOR
1.15 to 1.19	0.25
1.11 to 1.14	0.22
1.07 to 1.10	0.12
1.01 to 1.06	0.10
0.05 to 1.00	0.05
0.00 to 0.04	0.01




Figure 70. Sample MESFET Used to Obtain Error Factors.

Table XX . Error Factor Results for a SOURCE FOLLOWER.

DC PARAMETER	CURVE TRACER	SINGER	SINGER*
VDS(V) IDSS(mA) VP(V) ID(mA) LIMITS	5.0 3.7 -1.6 0.01 VP@ 0.27% of IDSS	4.99 4.94 1.59 1.15 0.5°<	4.99 4.10 -1.59 0.05
VGS(V)	ID(mA)	ID(mA)	Th(mA)
-1.0 -1.2 -1.4 -1.6	0.56 0.25 0.05 0.01	1.75 1.40 1.21	0.90 0.54 0.57

#### ATIV

Thomas Lindsay Harper was born on 19 April, 1955 in Jackson, Tennessee. He graduated from Gulfport East High School, Gulfport, Mississippi, in 1973. He later graduated from the Mississippi Gulf Coast Junior College, Jefferson Davis Campus, Gulfport, in 1976, receiving his Associate of Science Degree. He then attended Mississippi State University, Starkville, Mississippi and received the Bachelor of Science Degree in Electrical Engineering and was commissioned from the Reserve Officers Training Corps program in May 1978. He immediately entered the School of Engineering, Air Force Institute of Technology in June 1978. Upon completion of his courses of study, he joined the Avionics Laboratory, Air Force Wright Aeronautical Laboratory as the project engineering of the Global Positioning System Evaluator facility. He is a member of the Institute of Electrical and Electronic Engineers, the Aerospace and the American Radio Relay League.

Permanent Address: 34-40th Street Gulfport MS 39501

UNCLASSIFIED
SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION	READ INSTRUCTIONS BEFORE COMPLETING FORM			
1. REPORT NUMBER	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER		
AFIT/EE/GE/80- 7	AD-A100 762			
4. TITLE (and Subtitle)		5. TYPE OF REPORT & PERIOD COVERED		
The Automated DC Parameter Te MESFETs Using the Singer Auto		MS THESIS		
Integrated Circuit Test Syste		6. PERFORMING ORG. REPORT NUMBER		
7. AUTHOR(s)		8. CONTRACT OR GRANT NUMBER(s)		
THOMAS L. HARPER 1st Lt USAF				
9. PERFORMING ORGANIZATION NAME AND ADDRESS		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS		
Air Force Institute of Technol Wright-Patterson AFB, Ohio				
11. CONTROLLING OFFICE NAME AND ADDRESS		12. REPORT DATE		
		Sept 1980		
		13. NUMBER OF PAGES		
14. MONITORING AGENCY NAME & ADDRESS(if differen	t from Controlling Office)	15. SECURITY CLASS. (of this report)		
AFWAL/AADE	,			
Wright-Patterson AFB OH		UNCLASSIFIED		
		15a. DECLASSIFICATION DOWNGRADING SCHEDULE		
16. DISTRIBUTION STATEMENT (of this Report)				
Approved for public release;	distribution	unlimited.		
17. DISTRIBUTION STATEMENT (of the abstract entered	in Black 20, if different from	m Report)		
Approved for public nelease;	IAW AFR 190-1	17		
shedui ( Line				
FREDERIC C. LYNCH Major, USA Director of Public Affairs	1F	16 JUN 1881		
19. KEY WORDS (Continue on reverse side if necessary and				
	Parameter Te			
GaAs  GaAs MESFET DC Modeling				
Automated Testing				
3				
20. ABSTRACT (Continue on reverse side if necessary and				
Procedures, in the form of a computer program, were developed to				
automate the manual testing of the DC parameters of GaAs MESFETs, integrated resistors, and Schottky diodes. These devices are				
elements of a NAND/NOR logic circuit developed by Hewlett-				
Packard. The Singer Automatic Integrated Circuit Test System				
located at the Air Force Wright Aeronautical Laboratories, Avionics				
Laboratory, Microelectronics Branch (AFWAL/AADE), Wright-Patterson				
AFB OH, was used to develop the	iese proædure	s.		

#### SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

The following DC parameters for the above devices were to be tested using the Singer tester: drain-to-source voltage ( $V_{\rm DS}$ ), saturated drain current ( $I_{\rm DSS}$ ) at gate-to-source voltage ( $V_{\rm GS}$ ) at 0.0 volts, pinch-off voltage ( $V_{\rm p}$ ), transconductance ( $g_{\rm m}$ ), breakdown voltage (BV) at  $V_{\rm GS}$  = 0.0 volts, diode forward and reverse threshold voltages, and resistance. Procedures have been written to test all of these parameters with actual test results obtained for the following MESFET parameters:  $V_{\rm DS}$ ,  $I_{\rm DSS}$ ,  $V_{\rm GS}$ , linear on-resistance and saturation resistance,  $V_{\rm p}$  and  $g_{\rm m}$ . Unfortunately, due to system measurement accuracies, these results do not compare favorably when compared with curve tracer I-V curves of the MESFETs. This report will attempt to demonstrate the feasibility of the Singer to test these parameters given the status of the system.

UNCLASSIFIED

# END

# DATE FILMED

DTIC